     8    (            1                                                                    *   ,Microsoft Surface Pro 11th Edition (OLED)         5   2microsoft,denali-oled microsoft,denali qcom,x1e80100       chosen        clocks     xo-board             2fixed-clock          =          M             Z        sleep-clk            2fixed-clock          =           M             Z   3      bi-tcxo-div2-clk             2fixed-factor-clock           M             b                i            t            Z   2      bi-tcxo-ao-div2-clk          2fixed-factor-clock           M             b               i            t            Z           cpus                                 cpu@0            ~cpu          2qcom,oryon                            psci                                         
   psci perf            Z      l2-cache             2cache                                  Z            cpu@100          ~cpu          2qcom,oryon                           psci                                         
   psci perf            Z         cpu@200          ~cpu          2qcom,oryon                           psci                                         
   psci perf            Z         cpu@300          ~cpu          2qcom,oryon                           psci                                         
   psci perf            Z         cpu@10000            ~cpu          2qcom,oryon                           psci                	            
            
   psci perf            Z      l2-cache             2cache                                  Z   	         cpu@10100            ~cpu          2qcom,oryon                          psci                	                        
   psci perf            Z         cpu@10200            ~cpu          2qcom,oryon                          psci                	                        
   psci perf            Z         cpu@10300            ~cpu          2qcom,oryon                          psci                	                        
   psci perf            Z         cpu@20000            ~cpu          2qcom,oryon                           psci                                        
   psci perf            Z      l2-cache             2cache                                  Z            cpu@20100            ~cpu          2qcom,oryon                          psci                                        
   psci perf            Z         cpu@20200            ~cpu          2qcom,oryon                          psci                                        
   psci perf            Z         cpu@20300            ~cpu          2qcom,oryon                          psci                                        
   psci perf            Z         cpu-map    cluster0       core0                     core1                     core2                     core3                        cluster1       core0                     core1                     core2                     core3                        cluster2             Z     core0                     core1                     core2                     core3                           idle-states          psci       cpu-sleep-0          2arm,idle-state           ret         	                       1  @        A  X         Z   (         domain-idle-states     cluster-sleep-0          2domain-idle-state           	  D           ^        1          A  	         Z   +      cluster-sleep-1          2domain-idle-state           	  T                   1          A  X         Z   ,            dummy-sink           2arm,coresight-dummy-sink       in-ports       port       endpoint            R            Z  I               firmware       scm          2qcom,scm-x1e80100 qcom,scm          b             !              p   "           Z        scmi          	   2arm,scmi               #       #           tx rx              $   %                             protocol@13                                 Z               interconnect-0           2qcom,x1e80100-clk-virt                        &         Z   >      interconnect-1           2qcom,x1e80100-mc-virt                         &         Z   !      memory@80000000          ~memory                                pmu          2arm,armv8-pmuv3                        psci             2arm,psci-1.0             smc    power-domain-cpu0                           '           (         Z         power-domain-cpu1                           '           (         Z         power-domain-cpu2                           '           (         Z         power-domain-cpu3                           '           (         Z         power-domain-cpu4                           )           (         Z   
      power-domain-cpu5                           )           (         Z         power-domain-cpu6                           )           (         Z         power-domain-cpu7                           )           (         Z         power-domain-cpu8                           *           (         Z         power-domain-cpu9                           *           (         Z         power-domain-cpu10                          *           (         Z         power-domain-cpu11                          *           (         Z         power-domain-cpu-cluster0                          +   ,            -         Z   '      power-domain-cpu-cluster1                          +   ,            -         Z   )      power-domain-cpu-cluster2                          +   ,            -         Z   *      power-domain-system                      Z   -         reserved-memory                                      gunyah-hyp@80000000                                          Z        hyp-elf-package@80800000                                             Z        ncc@80a00000                        @                    Z        cpucp-log@80e00000                                          Z        cpucp@80e40000                      T                    Z        reserved-region@81380000                 8                        tags-region@81400000                 @                           Z        xbl-dtlog@81a00000                                          Z        xbl-ramdump@81a40000                                            Z        aop-image@81c00000                                          Z        aop-cmd-db@81c60000          2qcom,cmd-db                                         Z        aop-config@81c80000                                         Z        tme-crash-dump@81ca0000                                         Z        tme-log@81ce0000                         @                   Z        uefi-log@81ce4000                @                          Z        secdata-apss@81cff000                                          Z        pdp-ns-shared@81e00000                                          Z        gpu-prr@81f00000                                            Z        tpm-control@81f10000                                            Z        usb-ucsi-shared@81f20000                                            Z        pld-pep@81f30000                         `                   Z        pld-gmu@81f36000                 `                          Z        pld-pdp@81f37000                 p                          Z        tz-stat@82700000                 p                           Z        xbl-tmp-buffer@82800000                                         Z        adsp-rpc-remote-heap@84b00000                                           Z        spu-secure-shared-memory@85300000                0                           Z        adsp-boot-dtb@866c0000               l                           Z        spss-region@86700000                 p       @                    Z        adsp-boot@86b00000                                          Z        video@87700000               p       p                    Z         adspslpi@87e00000                                          Z         q6-adsp-dtb@8b800000                                            Z         cdsp@8b900000                                           Z        q6-cdsp-dtb@8d900000                                            Z        gpu-microcode@8d9fe000                                          Z         cvp@8da00000                        p                    Z        camera@8e100000                                         Z        av1-encoder@8e900000                        p                    Z        reserved-region@8f000000                                          wpss@8fa00000                                          Z        q6-wpss-dtb@91300000                 0                           Z        xbl-sc@d8000000                                          Z        reserved-region@d8040000                        
                 qtee@d80e0000                       R                    Z        ta@d8600000              `                          Z        tags@e1000000                       j                    Z        llcc-lpi@ff800000                       `                    Z        smem@ffe00000         
   2qcom,smem                                     .                     Z        linux,cma            2shared-dma-pool                         	                  opp-table-qup100mhz          2operating-points-v2          Z   J   opp-75000000            $    xh        +   /      opp-100000000           $             +   0         opp-table-qup120mhz          2operating-points-v2          Z   C   opp-75000000            $    xh        +   /      opp-120000000           $    '         +   0         smp2p-adsp           2qcom,smp2p          9   1                    1              M            W            f      master-kernel           vmaster-kernel                       Z         slave-kernel            vslave-kernel                                 Z            smp2p-cdsp           2qcom,smp2p          9   1                    1              M   ^          W            f      master-kernel           vmaster-kernel                       Z        slave-kernel            vslave-kernel                                 Z           soc@0            2simple-bus                                                                                                  Z     clock-controller@100000          2qcom,x1e80100-gcc                                    b   2   3   4   5   6   7       8       9       :                                                                                                                                        ;             M                                  Z   =      mailbox@408000           2qcom,x1e80100-ipcc qcom,ipcc                  @                                                                  Z   1      dma-controller@800000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                                                                                                                                                    >                      <  6          	  disabled             Z   A      geniqup@8c0000           2qcom,geni-se-qup                                     b   =      =           m-ahb s-ahb            <  #                                              okay             Z     i2c@880000           2qcom,geni-i2c                         @               (            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A              A                  Btx rx           L   B        Vdefault                                 	  disabled             Z        spi@880000           2qcom,geni-spi                         @               (            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   C         =   A              A                  Btx rx           L   D   E        Vdefault                                 	  disabled             Z        i2c@884000           2qcom,geni-i2c                 @       @               )            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   F        Vdefault                                 	  disabled             Z        spi@884000           2qcom,geni-spi                 @       @               )            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   C         =   A             A                 Btx rx           L   G   H        Vdefault                                 	  disabled             Z        i2c@888000           2qcom,geni-i2c                        @               *            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   I        Vdefault                                 	  disabled             Z        spi@888000           2qcom,geni-spi                        @               *            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   K   L        Vdefault                                 	  disabled             Z        i2c@88c000           2qcom,geni-i2c                        @               +            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   M        Vdefault                                 	  disabled             Z        spi@88c000           2qcom,geni-spi                        @               +            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   N   O        Vdefault                                 	  disabled             Z        i2c@890000           2qcom,geni-i2c                         @               ,            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   P        Vdefault                                 	  disabled             Z        spi@890000           2qcom,geni-spi                         @               ,            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   Q   R        Vdefault                                 	  disabled             Z         i2c@894000           2qcom,geni-i2c                 @       @               -            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   S        Vdefault                                 	  disabled             Z        spi@894000           2qcom,geni-spi                 @       @               -            b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   T   U        Vdefault                                 	  disabled             Z        serial@894000            2qcom,geni-uart                @       @               -            b   =           se        0  b   >         >         ?         @              *qup-core qup-config             ;            d   J        L   V        Vdefault       	  disabled             Z        i2c@898000           2qcom,geni-i2c                        @                           b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   W        Vdefault                                 	  disabled             Z        spi@898000           2qcom,geni-spi                        @                           b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   X   Y        Vdefault                                 	  disabled             Z        i2c@89c000           2qcom,geni-i2c                        @                           b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            +   /         =   A             A                 Btx rx           L   Z        Vdefault                                 	  disabled             Z        spi@89c000           2qcom,geni-spi                        @                           b   =           se        H  b   >         >         ?         @                   !              *qup-core qup-config qup-memory              ;            d   J         =   A             A                 Btx rx           L   [   \        Vdefault                                 	  disabled             Z           dma-controller@a00000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                                 	         
                                                                                                          >                      <  6          	  disabled             Z   ^      geniqup@ac0000           2qcom,geni-se-qup                                     b   =      =           m-ahb s-ahb            <  #                                              okay             Z     i2c@a80000           2qcom,geni-i2c                         @                            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^              ^                  Btx rx           L   _        Vdefault                                 	  disabled             Z  	      spi@a80000           2qcom,geni-spi                         @                            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   C         =   ^              ^                  Btx rx           L   `   a        Vdefault                                 	  disabled             Z  
      i2c@a84000           2qcom,geni-i2c                 @       @               !            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   b        Vdefault                                 	  disabled             Z        spi@a84000           2qcom,geni-spi                 @       @               !            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   C         =   ^             ^                 Btx rx           L   c   d        Vdefault                                 	  disabled             Z        i2c@a88000           2qcom,geni-i2c                        @               "            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   e        Vdefault                                 	  disabled             Z        spi@a88000           2qcom,geni-spi                        @               "            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   f   g        Vdefault                                 	  disabled             Z        i2c@a8c000           2qcom,geni-i2c                        @               #            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   h        Vdefault                                 	  disabled             Z        spi@a8c000           2qcom,geni-spi                        @               #            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   i   j        Vdefault                                 	  disabled             Z        i2c@a90000           2qcom,geni-i2c                         @               $            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   k        Vdefault                                 	  disabled             Z        spi@a90000           2qcom,geni-spi                         @               $            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   l   m        Vdefault                                 	  disabled             Z        i2c@a94000           2qcom,geni-i2c                 @       @               %            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   n        Vdefault                                 	  disabled             Z        spi@a94000           2qcom,geni-spi                 @       @               %            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   o   p        Vdefault                                 	  disabled             Z        i2c@a98000           2qcom,geni-i2c                        @               &            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   q        Vdefault                                 	  disabled             Z        spi@a98000           2qcom,geni-spi                        @               &            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   r   s        Vdefault                                 	  disabled             Z        serial@a98000            2qcom,geni-uart                       @               &            b   =           se        0  b   >         >         ?         @              *qup-core qup-config             ;            d   J        L   t        Vdefault         okay             Z     bluetooth            2qcom,wcn7850-bt         x 0            u           v           w           x           y           z           {         i2c@a9c000           2qcom,geni-i2c                        @               '            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            +   /         =   ^             ^                 Btx rx           L   |        Vdefault                                 	  disabled             Z        spi@a9c000           2qcom,geni-spi                        @               '            b   =           se        H  b   >         >         ?         @         ]         !              *qup-core qup-config qup-memory              ;            d   J         =   ^             ^                 Btx rx           L   }   ~        Vdefault                                 	  disabled             Z           dma-controller@b00000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                        L         M         N         O         P         Q         R         S         T         U         V         W                         >                      <  V          	  disabled             Z         geniqup@bc0000           2qcom,geni-se-qup                                     b   =      =           m-ahb s-ahb            <  C                                              okay             Z     i2c@b80000           2qcom,geni-i2c                         @               u            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                   Btx rx           L           Vdefault                                   okay             =          Z        spi@b80000           2qcom,geni-spi                         @               u            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   C         =                                   Btx rx           L              Vdefault                                 	  disabled             Z        i2c@b84000           2qcom,geni-i2c                 @       @               G            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                 	  disabled             Z        spi@b84000           2qcom,geni-spi                 @       @               G            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   C         =                                 Btx rx           L              Vdefault                                 	  disabled             Z        i2c@b88000           2qcom,geni-i2c                        @               H            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                 	  disabled             Z        serial@b88000            2qcom,geni-uart                       @               H            b   =           se        0  b   >         >         ?         @              *qup-core qup-config             ;            d   J        L           Vdefault         okay             Z      embedded-controller          2microsoft,surface-sam           9      [            =	         L           Vdefault          spi@b88000           2qcom,geni-spi                        @               H            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  !      i2c@b8c000           2qcom,geni-i2c                        @               I            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                   okay             =          Z  "   typec-mux@8          2parade,ps8830                              
            b      
                              $           5           B           O           L           Vdefault          \         k   ports                                port@0                  endpoint            R            Z           port@1                 endpoint            R            Z            port@2                 endpoint            R            Z                    spi@b8c000           2qcom,geni-spi                        @               I            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  #      i2c@b90000           2qcom,geni-i2c                         @               J            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                   okay             =          Z  $      spi@b90000           2qcom,geni-spi                         @               J            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  %      i2c@b94000           2qcom,geni-i2c                 @       @               K            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                 	  disabled             Z  &      spi@b94000           2qcom,geni-spi                 @       @               K            b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  '      i2c@b98000           2qcom,geni-i2c                        @                           b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                 	  disabled             Z  (      spi@b98000           2qcom,geni-spi                        @                           b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  )      i2c@b9c000           2qcom,geni-i2c                        @                           b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            +   /         =                                 Btx rx           L           Vdefault                                   okay             =          Z  *   typec-mux@8          2parade,ps8830                                          b                                    $           5           B           O            \         k   ports                                port@0                  endpoint            R            Z           port@1                 endpoint            R            Z            port@2                 endpoint            R            Z                    spi@b9c000           2qcom,geni-spi                        @                           b   =           se        H  b   >         >         ?         @                    !              *qup-core qup-config qup-memory              ;            d   J         =                                 Btx rx           L              Vdefault                                 	  disabled             Z  +         thermal-sensor@c271000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '            "                 9                             ~uplow critical                                 Z        thermal-sensor@c272000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '             "0                9                             ~uplow critical                                 Z        thermal-sensor@c273000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '0            "@                9                             ~uplow critical                                 Z        thermal-sensor@c274000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '@            "P                9                             ~uplow critical                                 Z        phy@fd3000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy               0       T                     b   "           ref            =   6        okay                                              Z         phy@fd5000           2qcom,x1e80100-qmp-usb3-dp-phy                 P       @           b   =            =     =          aux ref com_aux usb3_pipe               =              =   D   =   O        phy common           M                                k        okay                                   Z   8   ports                                port@0                  endpoint            R            Z            port@1                 endpoint            R            Z            port@2                 endpoint            R            Z  	               phy@fd9000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     b   "           ref            =   7        okay                                              Z         phy@fda000           2qcom,x1e80100-qmp-usb3-dp-phy                        @           b   =      "      =  "   =  #        aux ref com_aux usb3_pipe               =              =   E   =   P        phy common           M                                k        okay                                   Z   9   ports                                port@0                  endpoint            R            Z            port@1                 endpoint            R            Z            port@2                 endpoint            R            Z                 phy@fde000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     b   "           ref            =   8      	  disabled             Z         phy@fdf000           2qcom,x1e80100-qmp-usb3-dp-phy                        @           b   =  $   "      =  &   =  '        aux ref com_aux usb3_pipe               =              =   F   =   Q        phy common           M                                k      	  disabled             Z   :   ports                                port@0                  endpoint             Z  ,         port@1                 endpoint            R            Z            port@2                 endpoint            R            Z                 rng@10c3000          2qcom,x1e80100-trng qcom,trng                 0                 Z  -      interconnect@1500000             2qcom,x1e80100-cnoc-main              P       D            &                    Z         interconnect@1600000             2qcom,x1e80100-cnoc-cfg               `        f            &                    Z   @      interconnect@1680000             2qcom,x1e80100-system-noc                 h                  &                    Z  .      interconnect@16c0000             2qcom,x1e80100-pcie-south-anoc                l        Ѐ           &                    Z         interconnect@16d0000             2qcom,x1e80100-pcie-center-anoc               m        p            &                    Z  /      interconnect@16e0000             2qcom,x1e80100-aggre1-noc                 n       D            &                    Z   ]      interconnect@1700000             2qcom,x1e80100-aggre2-noc                 p                   &                    Z          interconnect@1740000             2qcom,x1e80100-pcie-north-anoc                t                   &                    Z         interconnect@1750000             2qcom,x1e80100-usb-center-anoc                u                    &                    Z  0      interconnect@1760000             2qcom,x1e80100-usb-north-anoc                 v        p           &                    Z         interconnect@1770000             2qcom,x1e80100-usb-south-anoc                 w                   &                    Z         interconnect@1780000             2qcom,x1e80100-mmss-noc               x                   &                    Z         pcie@1bd0000                                 1                     ~pci          2qcom,pcie-x1e80100        `               0     x              x @           x             x             0                parf dbi elbi atu config mhi                                   T                 x                 x0      x0              @      @       @                           #        0           A         l                                     D                                                 y         /  ~msi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     K                       ^                                                                                                                                                      8   b   =   T   =   V   =   W   =   ^   =   _   =      =   !      <  aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         l   =   T        |$       0  b             !         ?                       *pcie-mem cpu-pcie              =      =           pci link_down               =           UUUUUUUUUUUUUUUU        UUUUUUUU        d         	  disabled             Z  1   opp-table            2operating-points-v2          Z      opp-2500000-1           $     &%        +   /         А                    opp-5000000-1           $     LK@        +   /                              opp-10000000-1          $             +   /         B@                    opp-20000000-1          $    1-         +   /                             opp-5000000-2           $     LK@        +   /                              opp-10000000-2          $             +   /         B@                    opp-20000000-2          $    1-         +   /                             opp-40000000-2          $    bZ         +   /         =	                     opp-8000000-3           $     z         +   0                             opp-16000000-3          $     $         +   0         h                    opp-32000000-3          $    H         +   0         <                    opp-64000000-3          $    А         +   0         x-                    opp-16000000-4          $     $         +   0         h                    opp-32000000-4          $    H         +   0         <                    opp-64000000-4          $    А         +   0         x-                    opp-128000000-4         $              +   0         _(                       pcie@0           ~pci          2pciclass,0604                                                         4                                           Z  2         phy@1be0000       "   2qcom,x1e80100-qmp-gen4x8-pcie-phy                               0   b   =   X   =   V   "      =   Y   =   [   =   ]      $  aux cfg_ahb ref rchng pipe pipediv2            =      =           phy phy_nocsr           l   =   Y        |             =            M            pcie3_pipe_clk                    	  disabled             Z   4      pci@1bf8000         1                     ~pci          2qcom,pcie-x1e80100        `              0     p              p @           p             p                             parf dbi elbi atu config mhi                                   8                 p                 p0      p0                                #        0           A                              l                          E         F         G         H         I         J                  /  ~msi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     K                       ^                                K                                   L                                   M                                            8   b   =   v   =   x   =   y   =      =      =      =   "      <  aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         l   =   v        |$       0  b            !         ?                       *pcie-mem cpu-pcie              =   "   =   #        pci link_down               =   
        +           UUUUUUUU        UUUU        okay                       L           Vdefault          Z  3   pcie@0           ~pci                                                       7                                                                              Z  4         phy@1bfc000       "   2qcom,x1e80100-qmp-gen4x4-pcie-phy                                             0   b   =   z   =   x   "   
   =   {   =   }   =         $  aux cfg_ahb ref rchng pipe pipediv2            =   %   =   $        phy phy_nocsr           l   =   {        |             =   	           "               M            pcie6a_pipe_clk                     okay                                   Z   7      pci@1c00000                              1                     ~pci          2qcom,pcie-x1e80100        `               0     ~             ~ @           ~             ~             0                parf dbi elbi atu config mhi                                   8                 ~                 ~0      ~0                                #        0           A         l         ^          _          `          Y          V          R          M          N                   /  ~msi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     K                       ^                                 F                                    G                                    H                                    I         8   b   =   k   =   m   =   n   =   t   =   u   =      =   !      <  aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         l   =   k        |$       0  b            !         ?                       *pcie-mem cpu-pcie              =      =           pci link_down               =           +           UUUU      	  disabled             Z  5   pcie@0           ~pci                                                       6                                           Z  6         phy@1c06000       "   2qcom,x1e80100-qmp-gen3x2-pcie-phy                `               0   b   =   k   =   m   "      =   o   =   q   =   s      $  aux cfg_ahb ref rchng pipe pipediv2            =       =           phy phy_nocsr           l   =   o        |             =            M            pcie5_pipe_clk                    	  disabled             Z   6      pci@1c08000         1                     ~pci          2qcom,pcie-x1e80100        `              0     |             | @           |             |                             parf dbi elbi atu config mhi                                   8                 |                 |0      |0                                #        0           A                              l                                                                                                  /  ~msi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     K                       ^                                                                                                                                                      8   b   =   `   =   b   =   c   =   i   =   j   =      =   !      <  aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         l   =   `        |$       0  b            !         ?                       *pcie-mem cpu-pcie              =      =           pci link_down               =           +           UUUU        okay             Z  7   pcie@0           ~pci                                                       5                                           Z  8   wifi@0           2pci17cb,1107                                           u           v           w           x           y           z           {                   '               phy@1c0e000       "   2qcom,x1e80100-qmp-gen3x2-pcie-phy                               0   b   =   `   =   b   "       =   d   =   f   =   h      $  aux cfg_ahb ref rchng pipe pipediv2            =      =           phy phy_nocsr           l   =   d        |             =            M            pcie4_pipe_clk                      okay                                   Z   5      dma-controller@1dc4000            2qcom,bam-v1.7.4 qcom,bam-v1.7.0              @                                              <         <              9             A        Z           g            Z         crypto@1dfa000        +   2qcom,x1e80100-qce qcom,sm8150-qce qcom,qce               ߠ       `         =                    Brx tx              <         <              b             !              *memory           Z  9      hwlock@1f40000           2qcom,tcsr-mutex                               t            Z   .      clock-controller@1fc0000             2qcom,x1e80100-tcsr syscon                                  b                M                       Z   "      gpu@3d00000       !   2qcom,adreno-43050c01 qcom,adreno          0                                              #  kgsl_3d0_reg_memory cx_mem cx_dbgc                ,                                        d                                          
  speed_bin           b   ?          !               *gfx-mem         okay             Z     zap-shader        	  disabled   *                 *  qcom/x1e80100/microsoft/qcdxkmsuc8380.mbn            Z  :      opp-table         /   2operating-points-v2-adreno operating-points-v2           Z      opp-1500000000          $    Yh/                             Ө*_                 opp-1375000000          $    Q                            Ө*_                 opp-1250000000          $    J|                            Ө*_                 opp-1175000000          $    F	                   ۳        Ө*_                 opp-1100000000-0            $    A                    ۳        Ө*_                 opp-1100000000-1            $    A                             Ө*_                 opp-1000000000          $    ;                    ۳        Ө+_                 opp-925000000           $    7"a@          @         ۳        Ө+_                 opp-800000000           $    /                             Ө,_                 opp-744000000           $    ,X                             ӈ._                 opp-687000000-0         $    (                    |c        ӈ._                 opp-687000000-1         $    (                             ӈ._                 opp-550000000           $     U                    \k        (_                 opp-390000000           $    >           @         -        (_                 opp-300000000           $                8                  +_                       gmu@3d6a000       '   2qcom,adreno-gmu-x185.1 qcom,adreno-gmu        0       ֠      P                  (                 gmu rscc gmu_pdc                  0         1           ~hfi gmu       8   b                      =   $   =   7                  !  ahb gmu cxo axi memnoc hub demet                                   cx gx                                        d            Z      opp-table            2operating-points-v2          Z      opp-550000000           $     U                 opp-220000000           $                @            clock-controller@3d90000             2qcom,x1e80100-gpucc                                b   2   =   5   =   6         M                                  Z         iommu@3da0000         B   2qcom,x1e80100-smmu-500 qcom,adreno-smmu qcom,smmu-500 arm,mmu-500                                                     8                                                                                                                                      >         ?         @         A                                                                                     b         =   7   =   8               hlos bus iface ahb                           #         Z         interconnect@26400000            2qcom,x1e80100-gem-noc                &@       1            &                    Z   ?      interconnect@320c0000            2qcom,x1e80100-nsp-noc                2                   &                    Z        remoteproc@6800000           2qcom,x1e80100-adsp-pas                              <  9                                                    #  ~wdog fatal ready handover stop-ack           b               xo              ;      ;            lcx lmx         b             !                                                       1stop            okay          Z  qcom/x1e80100/microsoft/Denali/qcadsp8380.mbn qcom/x1e80100/microsoft/Denali/adsp_dtb.mbn            Z  ;   glink-edge          9   1                     1               Glpass           f      fastrpc          2qcom,fastrpc            Mfastrpcglink-apps-dsp           Gadsp             a                             compute-cb@3             2qcom,fastrpc-compute-cb                        <        <  c             #      compute-cb@4             2qcom,fastrpc-compute-cb                        <        <  d             #      compute-cb@5             2qcom,fastrpc-compute-cb                        <        <  e             #      compute-cb@6             2qcom,fastrpc-compute-cb                        <        <  f             #      compute-cb@7             2qcom,fastrpc-compute-cb                        <        <  g             #         gpr       	   2qcom,gpr          
  Madsp_apps           x                                              service@1            2qcom,q6apm                                  avs/audio msm/adsp/audio_pd          Z     bedais           2qcom,q6apm-lpass-dais                       Z        dais             2qcom,q6apm-dais            <        <  a             Z  <         service@2            2qcom,q6prm                      avs/audio msm/adsp/audio_pd          Z  =   clock-controller             2qcom,q6prm-lpass-clocks          M            Z                     codec@6aa0000         :   2qcom,x1e80100-lpass-wsa-macro qcom,sm8550-lpass-wsa-macro                               (   b      D         f         g              mclk macro dcodec fsgen          M          
  wsa2-mclk                      WSA2             Z         soundwire@6ab0000            2qcom,soundwire-v2.0.0                                  b           iface                             GWSA2            L           Vdefault                       swr_audio_cgcr                        	           ?   ?                                        %           7           H           _                  z                                                         	  disabled             Z  >      codec@6ac0000         8   2qcom,x1e80100-lpass-rx-macro qcom,sm8550-lpass-rx-macro                             (   b      @         f         g              mclk macro dcodec fsgen          M            mclk                        Z         soundwire@6ad0000            2qcom,soundwire-v2.0.0                                  b           iface                             GRX          L           Vdefault                        swr_audio_cgcr                                                                            %         7        H        _        z                                                       	  disabled             Z  ?      codec@6ae0000         8   2qcom,x1e80100-lpass-tx-macro qcom,sm8550-lpass-tx-macro                             (   b      9         f         g              mclk macro dcodec fsgen          M            mclk                        Z         codec@6b00000         :   2qcom,x1e80100-lpass-wsa-macro qcom,sm8550-lpass-wsa-macro                               (   b      B         f         g              mclk macro dcodec fsgen          M            mclk                       WSA          Z         soundwire@6b10000            2qcom,soundwire-v2.0.0                                  b           iface                             GWSA         L              Vdefault                       swr_audio_cgcr                        	           ?   ?                                        %           7           H           _                  z                                                           okay             Z     speaker@0,0          2sdw20217020400                                                       	  SpkrLeft                                                 
            Z        speaker@0,1          2sdw20217020400                                                      
  SpkrRight                                                            Z           clock-controller@6b6c000          6   2qcom,x1e80100-lpassaudiocc qcom,sc8280xp-lpassaudiocc                                 M                       Z         soundwire@6d30000            2qcom,soundwire-v2.0.0                                  b           iface                                     ~core wakeup         GTX                         swr_audio_cgcr          L           Vdefault                                                                         %           7           H           _           z                                                           	  disabled             Z  @      codec@6d44000         8   2qcom,x1e80100-lpass-va-macro qcom,sm8550-lpass-va-macro              @              $   b      9         f         g           mclk macro dcodec            M            fsgen                      L              Vdefault                    	 I>          Z         pinctrl@6e80000       >   2qcom,x1e80100-lpass-lpi-pinctrl qcom,sm8550-lpass-lpi-pinctrl                              %                  b      f         g           core audio           	        	-           	9                       Z      tx-swr-active-state          Z      clk-pins            	Egpio0           	Jswr_tx_clk          	S           	b            	l      data-pins           	Egpio1 gpio2         	Jswr_tx_data         	S           	b            	y         rx-swr-active-state          Z      clk-pins            	Egpio3           	Jswr_rx_clk          	S           	b            	l      data-pins           	Egpio4 gpio5         	Jswr_rx_data         	S           	b            	y         dmic01-default-state             Z      clk-pins            	Egpio6         
  	Jdmic1_clk           	S            	      data-pins           	Egpio7           	Jdmic1_data          	S            	         dmic23-default-state             Z      clk-pins            	Egpio8         
  	Jdmic2_clk           	S            	      data-pins           	Egpio9           	Jdmic2_data          	S            	         wsa-swr-active-state             Z      clk-pins            	Egpio10          	Jwsa_swr_clk         	S           	b            	l      data-pins           	Egpio11          	Jwsa_swr_data            	S           	b            	y         wsa2-swr-active-state            Z      clk-pins            	Egpio15          	Jwsa2_swr_clk            	S           	b            	l      data-pins           	Egpio16          	Jwsa2_swr_data           	S           	b            	y         spkr-01-sd-n-active-state           	Egpio12          	Jgpio            	S            	l         Z            clock-controller@6ea0000          ,   2qcom,x1e80100-lpasscc qcom,sc8280xp-lpasscc                                M                       Z         interconnect@7e40000             2qcom,x1e80100-lpass-ag-noc                                  &                    Z  A      interconnect@7400000             2qcom,x1e80100-lpass-lpiaon-noc               @                  &                    Z  B      interconnect@7430000             2qcom,x1e80100-lpass-lpicx-noc                C                   &                    Z         mmc@8804000       &   2qcom,x1e80100-sdhci qcom,sdhci-msm-v5                @                                            ~hc_irq pwr_irq           b   =      =      2        iface core xo              <               	 d,        	h            ;            d         0  b             !         ?         @              *sdhc-ddr cpu-sdhc           	            #      	  disabled             Z  C   opp-table            2operating-points-v2          Z      opp-19200000            $    $         +         opp-50000000            $            +   /      opp-100000000           $             +   0      opp-202000000           $    
F        +               mmc@8844000       &   2qcom,x1e80100-sdhci qcom,sdhci-msm-v5                @                                           ~hc_irq pwr_irq           b   =      =      2        iface core xo              <  `            	 d,        	h            ;            d         0  b             !         ?         @              *sdhc-ddr cpu-sdhc           	            #      	  disabled             Z  D   opp-table            2operating-points-v2          Z      opp-19200000            $    $         +         opp-50000000            $            +   /      opp-100000000           $             +   0      opp-202000000           $    
F        +               phy@88e0000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     b   "   	        ref            =   9      	  disabled             Z         phy@88e1000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                     T                     b   "           ref            =   4      	  disabled             Z         phy@88e2000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     b   "           ref            =   5      	  disabled             Z         phy@88e3000          2qcom,x1e80100-qmp-usb3-uni-phy               0                   b   =            =     =          aux ref com_aux pipe               =   G   =   L        phy phy_phy             =            M            usb_mp_phy0_pipe_clk                      	  disabled             Z         phy@88e5000          2qcom,x1e80100-qmp-usb3-uni-phy               P                   b   =            =     =          aux ref com_aux pipe               =   H   =   M        phy phy_phy             =            M            usb_mp_phy1_pipe_clk                      	  disabled             Z         usb@a0f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
              H   b   =      =     =      =     =     =      =       =      =         R  cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           l   =     =          |$        4  9         r         :         9         
         1  ~pwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           +              =   A      0  b            !         ?         @   %           *usb-ddr apps-usb             	                                        	  disabled             Z  E   usb@a000000       
   2snps,dwc3                
                        a              <                    :            	usb2-phy usb3-phy            	         	         
         
)         
A         #         Z  F   ports                                port@0                  endpoint             Z  G         port@1                 endpoint            R            Z                     usb@a2f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
/                                                H   b   =      =      =      =      =      =      =       =      =         R  cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           l   =      =           |$        (  9                   2         1         &  ~pwr_event dp_hs_phy_irq dm_hs_phy_irq               =           +              =   =      0  b             !         ?         @   "           *usb-ddr apps-usb             
Y         	      	  disabled             Z  H   usb@a200000       
   2snps,dwc3                
                                       <                       	  	usb2-phy            
vhigh-speed           
)         
A         #         Z  I   port       endpoint             Z  J               usb@a4f8800           2qcom,x1e80100-dwc3-mp qcom,dwc3              
O              H   b   =      =      =      =     =     =      =       =      =         R  cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           l   =     =           |$          9         9            :            5            8         4         3         6         5         7         8         l  ~pwr_event_1 pwr_event_2 hs_phy_1 hs_phy_2 dp_hs_phy_1 dm_hs_phy_1 dp_hs_phy_2 dm_hs_phy_2 ss_phy_1 ss_phy_2             =           +              =   >      0  b            !         ?         @   &           *usb-ddr apps-usb             	                                        	  disabled             Z  K   usb@a400000       
   2snps,dwc3                
@                       3              <                                   	usb2-0 usb3-0 usb2-1 usb3-1         
host             	         	         
         
)         
A         #         Z  L         usb@a6f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
o              H   b   =      =     =      =  
   =     =      =      =      =         R  cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           l   =     =          |$        4  9         s         =                           1  ~pwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           +              =   ?         	                                          okay             Z  M   usb@a600000       
   2snps,dwc3                
`                       c              <                     8            	usb2-phy usb3-phy            	         	         
         
)         
A         #        
host             Z  N   ports                                port@0                  endpoint            R            Z           port@1                 endpoint            R            Z                     usb@a8f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
              H   b   =      =     =      =     =     =      =       =      =         R  cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           l   =     =          |$        4  9         t         <                  /         1  ~pwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           +              =   @      0  b            !         ?         @   $           *usb-ddr apps-usb             	                                          okay             Z  O   usb@a800000       
   2snps,dwc3                
                       e              <  `                  9            	usb2-phy usb3-phy            	         	         
         
)         
A         #        
host             Z  P   ports                                port@0                  endpoint            R            Z           port@1                 endpoint            R            Z                     video-codec@aa00000       $   2qcom,x1e80100-iris qcom,sm8550-iris              
                                                     ;   
   ;            venus vcodec0 mxc mmcx          d            b   =  Y                     iface core vcodec0_core       0  b   ?         @   *               !              *cpu-cfg video-mem                         =   X        bus            <  @       <  G             #      	  disabled             Z  Q   opp-table            2operating-points-v2          Z      opp-192000000           $    q         +            opp-240000000           $    N         +   0   /      opp-338000000           $    %x        +   0   0      opp-366000000           $    з        +   0         opp-444000000           $    v         +            opp-481000000           $    z@        +                  clock-controller@aaf0000             2qcom,x1e80100-videocc                
                  b   2   =  X            ;      ;   
        +   /   /         M                                  Z         display-subsystem@ae00000            2qcom,x1e80100-mdss               
                 mdss                   S            b         =   &      :                     H  b            ?         !          !         ?         @              *mdp0-mem mdp1-mem cpu-cfg                              <                                                                    okay             Z      display-controller@ae01000           2qcom,x1e80100-dpu                 
           
               	  mdp vbif            9             (   b   =   &            =      :      F        nrt_bus iface lut core vsync            d              ;            Z  R   ports                                port@0                  endpoint            R           Z           port@4                 endpoint            R           Z           port@5                 endpoint            R           Z           port@6                 endpoint            R           Z              opp-table            2operating-points-v2          Z     opp-200000000           $             +   /      opp-325000000           $    _@        +   0      opp-375000000           $    Z        +         opp-514000000           $            +         opp-575000000           $    "E        +              displayport-controller@ae90000           2qcom,x1e80100-dp          P       
             
            
            
            
                9            0   b                                          J  core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           l                          
   8      8      8           d              ;              8           	dp                      DisplayPort0            okay             Z  S   ports                                port@0                  endpoint            R           Z           port@1                 endpoint            
                     R  	         
    `=         Av    1          Z               opp-table            2operating-points-v2          Z     opp-160000000           $    	h         +   /      opp-270000000           $    ߀        +   0      opp-540000000           $     /         +         opp-810000000           $    0G        +               displayport-controller@ae98000           2qcom,x1e80100-dp          P       
            
            
            
            
                9            0   b                                          J  core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           l                           
   9      9      9           d  
            ;              9           	dp                      DisplayPort1            okay             Z  T   ports                                port@0                  endpoint            R           Z           port@1                 endpoint            
                     R           
    `=         Av    1          Z               opp-table            2operating-points-v2          Z  
   opp-160000000           $    	h         +   /      opp-270000000           $    ߀        +   0      opp-540000000           $     /         +         opp-810000000           $    0G        +               displayport-controller@ae9a000           2qcom,x1e80100-dp          P       
            
            
            
            
                9            0   b            "      $      '      (      *      J  core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           l      %      )      +        
   :      :      :           d              ;              :           	dp                      DisplayPort2          	  disabled             Z  U   ports                                port@0                  endpoint            R           Z           port@1                 endpoint            
                     R           Z               opp-table            2operating-points-v2          Z     opp-160000000           $    	h         +   /      opp-270000000           $    ߀        +   0      opp-540000000           $     /         +         opp-810000000           $    0G        +               displayport-controller@aea0000           2qcom,x1e80100-dp          P       
             
            
            
            
                9            (   b            -      /      2      3      ;  core_iface core_aux ctrl_link ctrl_link_iface stream_pixel          l      0      4        
                   d              ;                     	dp          DisplayPort3            okay             Z  V   ports                                port@0                  endpoint            R           Z           port@1                 endpoint            
                      
    `=         Av    1         R           Z              opp-table            2operating-points-v2          Z     opp-160000000           $    	h         +   /      opp-270000000           $    ߀        +   0      opp-540000000           $     /         +         opp-810000000           $    0G        +            aux-bus    panel         &   2samsung,atna30dw01 samsung,atna33xc20           
                 
          L          Vdefault          Z  W   port       endpoint            R           Z                       phy@aec2a00          2qcom,x1e80100-dp-phy          @       
*           
"            
&            
                 b      "         "           aux cfg_ahb ref             ;            M                     	  disabled             Z  X      phy@aec5a00          2qcom,x1e80100-dp-phy          @       
Z           
R            
V            
P                b      -         "           aux cfg_ahb ref             ;            M                       okay                                   Z        clock-controller@af00000             2qcom,x1e80100-dispcc                 
               d   b   2     =   %   3                   8      8      9      9      :      :                          ;           +   /         M                                  Z         interrupt-controller@b220000             2qcom,x1e80100-pdc qcom,pdc                "             @        d      H  
         *   *         /  
   4   c  a                 0                                             Z         power-management@c300000          %   2qcom,x1e80100-aoss-qmp qcom,aoss-qmp                 0                      1        9   1                      1                 M             Z         sram@c3f0000             2qcom,rpmh-stats              ?               arbiter@c400000          2qcom,x1e80100-spmi-pmic-arb       0       @        0     P       @      D                 core chnls obsrvr           9            
                                               Z  Y   spmi@c42d000                  B       @     L               
  cnfg intr           ~periph_irq          9                                                                Z  Z   pmic@0           2qcom,pm8550 qcom,spmi-pmic                                                      Z  [   pon@1300             2qcom,pmk8350-pon                         	  hlos pbs             Z  \   pwrkey           2qcom,pmk8350-pwrkey                              
   t         Z  ]      resin            2qcom,pmk8350-resin                             	  disabled             Z  ^         rtc@6100             2qcom,pmk8350-rtc               a   b       
  rtc alarm                  b                                 Z  _      nvram@7100           2qcom,spmi-sdam             q                                        q             Z  `   reboot-reason@48                H           "               Z  a         nvram@7e00           2qcom,spmi-sdam             ~                                        ~             Z  b   charge-limit-en@73              s            Z  c      charge-limit-end@75             u            Z  d      charge-limit-delta@76               v            Z  e         gpio@8800         !   2qcom,pmk8550-gpio qcom,spmi-gpio                         	        	9                     	-                                Z        pwm          2qcom,pmk8550-pwm            '         	  disabled             Z  f         pmic@1           2qcom,pm8550 qcom,spmi-pmic                                                     Z  g   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800             2qcom,pm8550-gpio qcom,spmi-gpio                      	        	9                      	-                                Z      rtmr0-reset-n-active-state          	Egpio10          	Jnormal          2            Z         rtmr0-3p3-reg-en-state          	Egpio11          	Jnormal          2            Z           led-controller@ee00       *   2qcom,pm8550-flash-led qcom,spmi-flash-led                     	  disabled             Z  h      pwm       !   2qcom,pm8550-pwm qcom,pm8350c-pwm            '         	  disabled             Z  i         pmic@2           2qcom,pm8550 qcom,spmi-pmic                                                     Z  j   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                        	        	9                     	-                                Z           pmic@3           2qcom,pmc8380 qcom,spmi-pmic                                                    Z  k   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                         	        	9             
        	-                                Z     edp-bl-en-state         	Egpio4           	Jnormal          2            ?         M         Z              pmic@4           2qcom,pmc8380 qcom,spmi-pmic                                                    Z  l   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                         	        	9             
        	-                                Z           pmic@5           2qcom,pmc8380 qcom,spmi-pmic                                                    Z  m   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                         	        	9             
        	-                                Z     rtmr0-1p15-reg-en-state         	Egpio8           	Jnormal          2            Z              pmic@6           2qcom,pmc8380 qcom,spmi-pmic                                                    Z  n   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                         	        	9             
        	-                                Z           pmic@8           2qcom,pm8550 qcom,spmi-pmic                                                     Z  o   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
                            Z        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                        	        	9                     	-                                Z           pmic@9           2qcom,pm8550 qcom,spmi-pmic              	                                       Z  p   temp-alarm@a00           2qcom,spmi-temp-alarm               
            	   
                            Z        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                        	        	9                     	-                                Z     rtmr0-1p8-reg-en-state          	Egpio8           	Jnormal          2            Z              pmic@c           2qcom,pm8010 qcom,spmi-pmic                                                  	  disabled             Z  q   temp-alarm@2400          2qcom,spmi-temp-alarm               $               $                            Z              spmi@c432000                  C        @     M               
  cnfg intr           ~periph_irq          9                                                                Z  r   pmic@7           2qcom,smb2360 qcom,spmi-pmic                                                   okay             Z  s   phy@fd00             2qcom,smb2360-eusb2-repeater                                 [           h  !         Z            pmic@a           2qcom,smb2360 qcom,spmi-pmic             
                                      okay             Z  t   phy@fd00             2qcom,smb2360-eusb2-repeater                                 [           h  "         Z            pmic@b           2qcom,smb2360 qcom,spmi-pmic                                                   okay             Z  u   phy@fd00             2qcom,smb2360-eusb2-repeater                                 [           h  #         Z  v         pmic@c           2qcom,smb2360 qcom,spmi-pmic                                                 	  disabled             Z  w   phy@fd00             2qcom,smb2360-eusb2-repeater                                  Z  x               pinctrl@f100000          2qcom,x1e80100-tlmm                                                   	        	-                               	9                      t              ,                  Z      edp0-hpd-default-state          	Egpio119       	  	Jedp0_hot             	l         Z  y      qup-i2c0-data-clk-state         	Egpio0 gpio1       	  	Jqup0_se0            	S                      Z         qup-i2c1-data-clk-state         	Egpio4 gpio5       	  	Jqup0_se1            	S                      Z         qup-i2c2-data-clk-state         	Egpio8 gpio9       	  	Jqup0_se2            	S                      Z         qup-i2c3-data-clk-state         	Egpio12 gpio13         	  	Jqup0_se3            	S                      Z         qup-i2c4-data-clk-state         	Egpio16 gpio17         	  	Jqup0_se4            	S                      Z         qup-i2c5-data-clk-state         	Egpio20 gpio21         	  	Jqup0_se5            	S                      Z         qup-i2c6-data-clk-state         	Egpio24 gpio25         	  	Jqup0_se6            	S                      Z         qup-i2c7-data-clk-state         	Egpio14 gpio15         	  	Jqup0_se7            	S                      Z         qup-i2c8-data-clk-state         	Egpio32 gpio33         	  	Jqup1_se0            	S                      Z   _      qup-i2c9-data-clk-state         	Egpio36 gpio37         	  	Jqup1_se1            	S                      Z   b      qup-i2c10-data-clk-state            	Egpio40 gpio41         	  	Jqup1_se2            	S                      Z   e      qup-i2c11-data-clk-state            	Egpio44 gpio45         	  	Jqup1_se3            	S                      Z   h      qup-i2c12-data-clk-state            	Egpio48 gpio49         	  	Jqup1_se4            	S                      Z   k      qup-i2c13-data-clk-state            	Egpio52 gpio53         	  	Jqup1_se5            	S                      Z   n      qup-i2c14-data-clk-state            	Egpio56 gpio57         	  	Jqup1_se6            	S                      Z   q      qup-i2c15-data-clk-state            	Egpio54 gpio55         	  	Jqup1_se7            	S                      Z   |      qup-i2c16-data-clk-state            	Egpio64 gpio65         	  	Jqup2_se0            	S                      Z   B      qup-i2c17-data-clk-state            	Egpio68 gpio69         	  	Jqup2_se1            	S                      Z   F      qup-i2c18-data-clk-state            	Egpio72 gpio73         	  	Jqup2_se2            	S                      Z   I      qup-i2c19-data-clk-state            	Egpio76 gpio77         	  	Jqup2_se3            	S                      Z   M      qup-i2c20-data-clk-state            	Egpio80 gpio81         	  	Jqup2_se4            	S                      Z   P      qup-i2c21-data-clk-state            	Egpio84 gpio85         	  	Jqup2_se5            	S                      Z   S      qup-i2c22-data-clk-state            	Egpio88 gpio89         	  	Jqup2_se6            	S                      Z   W      qup-i2c23-data-clk-state            	Egpio86 gpio87         	  	Jqup2_se7            	S                      Z   Z      qup-spi0-cs-state           	Egpio3         	  	Jqup0_se0            	S            	l         Z         qup-spi0-data-clk-state         	Egpio0 gpio1 gpio2         	  	Jqup0_se0            	S            	l         Z         qup-spi1-cs-state           	Egpio7         	  	Jqup0_se1            	S            	l         Z         qup-spi1-data-clk-state         	Egpio4 gpio5 gpio6         	  	Jqup0_se1            	S            	l         Z         qup-spi2-cs-state           	Egpio11        	  	Jqup0_se2            	S            	l         Z         qup-spi2-data-clk-state         	Egpio8 gpio9 gpio10        	  	Jqup0_se2            	S            	l         Z         qup-spi3-cs-state           	Egpio15        	  	Jqup0_se3            	S            	l         Z         qup-spi3-data-clk-state         	Egpio12 gpio13 gpio14          	  	Jqup0_se3            	S            	l         Z         qup-spi4-cs-state           	Egpio19        	  	Jqup0_se4            	S            	l         Z         qup-spi4-data-clk-state         	Egpio16 gpio17 gpio18          	  	Jqup0_se4            	S            	l         Z         qup-spi5-cs-state           	Egpio23        	  	Jqup0_se5            	S            	l         Z         qup-spi5-data-clk-state         	Egpio20 gpio21 gpio22          	  	Jqup0_se5            	S            	l         Z         qup-spi6-cs-state           	Egpio27        	  	Jqup0_se6            	S            	l         Z         qup-spi6-data-clk-state         	Egpio24 gpio25 gpio26          	  	Jqup0_se6            	S            	l         Z         qup-spi7-cs-state           	Egpio13        	  	Jqup0_se7            	S            	l         Z         qup-spi7-data-clk-state         	Egpio14 gpio15 gpio12          	  	Jqup0_se7            	S            	l         Z         qup-spi8-cs-state           	Egpio35        	  	Jqup1_se0            	S            	l         Z   a      qup-spi8-data-clk-state         	Egpio32 gpio33 gpio34          	  	Jqup1_se0            	S            	l         Z   `      qup-spi9-cs-state           	Egpio39        	  	Jqup1_se1            	S            	l         Z   d      qup-spi9-data-clk-state         	Egpio36 gpio37 gpio38          	  	Jqup1_se1            	S            	l         Z   c      qup-spi10-cs-state          	Egpio43        	  	Jqup1_se2            	S            	l         Z   g      qup-spi10-data-clk-state            	Egpio40 gpio41 gpio42          	  	Jqup1_se2            	S            	l         Z   f      qup-spi11-cs-state          	Egpio47        	  	Jqup1_se3            	S            	l         Z   j      qup-spi11-data-clk-state            	Egpio44 gpio45 gpio46          	  	Jqup1_se3            	S            	l         Z   i      qup-spi12-cs-state          	Egpio51        	  	Jqup1_se4            	S            	l         Z   m      qup-spi12-data-clk-state            	Egpio48 gpio49 gpio50          	  	Jqup1_se4            	S            	l         Z   l      qup-spi13-cs-state          	Egpio55        	  	Jqup1_se5            	S            	l         Z   p      qup-spi13-data-clk-state            	Egpio52 gpio53 gpio54          	  	Jqup1_se5            	S            	l         Z   o      qup-spi14-cs-state          	Egpio59        	  	Jqup1_se6            	S            	l         Z   s      qup-spi14-data-clk-state            	Egpio56 gpio57 gpio58          	  	Jqup1_se6            	S            	l         Z   r      qup-spi15-cs-state          	Egpio53        	  	Jqup1_se7            	S            	l         Z   ~      qup-spi15-data-clk-state            	Egpio54 gpio55 gpio52          	  	Jqup1_se7            	S            	l         Z   }      qup-spi16-cs-state          	Egpio67        	  	Jqup2_se0            	S            	l         Z   E      qup-spi16-data-clk-state            	Egpio64 gpio65 gpio66          	  	Jqup2_se0            	S            	l         Z   D      qup-spi17-cs-state          	Egpio71        	  	Jqup2_se1            	S            	l         Z   H      qup-spi17-data-clk-state            	Egpio68 gpio69 gpio70          	  	Jqup2_se1            	S            	l         Z   G      qup-spi18-cs-state          	Egpio75        	  	Jqup2_se2            	S            	l         Z   L      qup-spi18-data-clk-state            	Egpio72 gpio73 gpio74          	  	Jqup2_se2            	S            	l         Z   K      qup-spi19-cs-state          	Egpio79        	  	Jqup2_se3            	S            	l         Z   O      qup-spi19-data-clk-state            	Egpio76 gpio77 gpio78          	  	Jqup2_se3            	S            	l         Z   N      qup-spi20-cs-state          	Egpio83        	  	Jqup2_se4            	S            	l         Z   R      qup-spi20-data-clk-state            	Egpio80 gpio81 gpio82          	  	Jqup2_se4            	S            	l         Z   Q      qup-spi21-cs-state          	Egpio87        	  	Jqup2_se5            	S            	l         Z   U      qup-spi21-data-clk-state            	Egpio84 gpio85 gpio86          	  	Jqup2_se5            	S            	l         Z   T      qup-spi22-cs-state          	Egpio91        	  	Jqup2_se6            	S            	l         Z   Y      qup-spi22-data-clk-state            	Egpio88 gpio89 gpio90          	  	Jqup2_se6            	S            	l         Z   X      qup-spi23-cs-state          	Egpio85        	  	Jqup2_se7            	S            	l         Z   \      qup-spi23-data-clk-state            	Egpio86 gpio87 gpio84          	  	Jqup2_se7            	S            	l         Z   [      qup-uart2-default-state          Z      cts-pins            	Egpio8         	  	Jqup0_se2            	S            	l      rts-pins            	Egpio9         	  	Jqup0_se2            	S            	l      tx-pins         	Egpio10        	  	Jqup0_se2            	S            	l      rx-pins         	Egpio11        	  	Jqup0_se2            	S            	l         qup-uart14-default-state             Z   t   cts-pins            	Egpio56        	  	Jqup1_se6             	y      rts-pins            	Egpio57        	  	Jqup1_se6            	S            	l      tx-pins         	Egpio58        	  	Jqup1_se6            	S            	l      rx-pins         	Egpio59        	  	Jqup1_se6                      qup-uart21-default-state             Z   V   tx-pins         	Egpio86        	  	Jqup2_se5            	S            	l      rx-pins         	Egpio87        	  	Jqup2_se5            	S            	l         sdc2-default-state           Z  z   clk-pins          	  	Esdc2_clk            	S            	l      cmd-pins          	  	Esdc2_cmd            	S   
               data-pins         
  	Esdc2_data           	S   
                  sdc2-sleep-state             Z  {   clk-pins          	  	Esdc2_clk            	S            	l      cmd-pins          	  	Esdc2_cmd            	S                  data-pins         
  	Esdc2_data           	S                     hall-int-n-state            	Egpio2           	Jgpio             	l         Z        nvme-reg-en-state           	Egpio18          	Jgpio            	S            	l         Z        edp-reg-en-state            	Egpio70          	Jgpio            	S            	l         Z        ssam-state-state            	Egpio91          	Jgpio             	l         Z         wcn-wlan-bt-en-state            	Egpio116 gpio117         	Jgpio            	S            	l         Z        pcie4-default-state          Z  |   clkreq-n-pins           	Egpio147       
  	Jpcie4_clk           	S                  perst-n-pins            	Egpio146         	Jgpio            	S            	l      wake-n-pins         	Egpio148         	Jgpio            	S                     pcie6a-default-state             Z      perst-n-pins            	Egpio152         	Jgpio            	S            	l      clkreq-n-pins           	Egpio153         	Jpcie6a_clk          	S                  wake-n-pins         	Egpio154         	Jgpio            	S                     rtmr1-1p8-reg-en-state          	Egpio175         	Jgpio            	S            	l         Z        rtmr1-3p3-reg-en-state          	Egpio186         	Jgpio            	S            	l         Z        rtmr1-1p15-reg-en-state         	Egpio188         	Jgpio            	S            	l         Z        wcn-sw-en-state         	Egpio214         	Jgpio            	S            	l         Z        cam-indicator-en-state          	Egpio225         	Jgpio            	S            	l         Z  }         stm@10002000              2arm,coresight-stm arm,primecell                             (                 stm-base stm-stimulus-base           b         	  apb_pclk       out-ports      port       endpoint            R  $         Z  +               tpdm@10003000         "   2qcom,coresight-tpdm arm,primecell                 0                 b         	  apb_pclk                                  	  disabled       out-ports      port       endpoint            R  %         Z  &               tpda@10004000         "   2qcom,coresight-tpda arm,primecell                 @                 b         	  apb_pclk       in-ports                                 port@0                  endpoint            R  &         Z  %         port@1                 endpoint            R  '         Z  )            out-ports      port       endpoint            R  (         Z  *               tpdm@1000f000         "   2qcom,coresight-tpdm arm,primecell                                  b         	  apb_pclk                               out-ports      port       endpoint            R  )         Z  '               funnel@10041000       +   2arm,coresight-dynamic-funnel arm,primecell                                b         	  apb_pclk       in-ports                                 port@6                 endpoint            R  *         Z  (         port@7                 endpoint            R  +         Z  $            out-ports      port       endpoint            R  ,         Z  1               funnel@10042000       +   2arm,coresight-dynamic-funnel arm,primecell                                 b         	  apb_pclk       in-ports                                 port@2                 endpoint            R  -         Z  w         port@5                 endpoint            R  .         Z  A         port@6                 endpoint            R  /         Z  i            out-ports      port       endpoint            R  0         Z  2               funnel@10045000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 b         	  apb_pclk       in-ports                                 port@0                  endpoint            R  1         Z  ,         port@1                 endpoint            R  2         Z  0            out-ports      port       endpoint            R  3         Z  D               tpdm@10800000         "   2qcom,coresight-tpdm arm,primecell                                  b         	  apb_pclk               @               out-ports      port       endpoint            R  4         Z  m               tpdm@1082c000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  5         Z  b               tpdm@10841000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  6         Z  `               tpdm@10844000         "   2qcom,coresight-tpdm arm,primecell                @                 b         	  apb_pclk                               out-ports      port       endpoint            R  7         Z  8               funnel@10846000       +   2arm,coresight-dynamic-funnel arm,primecell               `                 b         	  apb_pclk       in-ports       port       endpoint            R  8         Z  7            out-ports      port       endpoint            R  9         Z  _               cti@1098b000              2arm,coresight-cti arm,primecell                               b         	  apb_pclk          tpdm@109d0000         "   2qcom,coresight-tpdm arm,primecell                                  b         	  apb_pclk                                  	  disabled       out-ports      port       endpoint            R  :         Z  a               tpdm@10ac0000         "   2qcom,coresight-tpdm arm,primecell                                  b         	  apb_pclk                                  	  disabled       out-ports      port       endpoint            R  ;         Z  =               tpdm@10ac1000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  <         Z  >               tpda@10ac4000         "   2qcom,coresight-tpda arm,primecell                @                 b         	  apb_pclk       in-ports                                 port@8                 endpoint            R  =         Z  ;         port@9              	   endpoint            R  >         Z  <            out-ports      port       endpoint            R  ?         Z  @               funnel@10ac5000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 b         	  apb_pclk       in-ports       port       endpoint            R  @         Z  ?            out-ports      port       endpoint            R  A         Z  .               funnel@10b04000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 b         	  apb_pclk       in-ports                                 port@3                 endpoint            R  B         Z  Y         port@6                 endpoint            R  C         Z  O         port@7                 endpoint            R  D         Z  3            out-ports      port       endpoint            R  E         Z  F               tmc@10b05000              2arm,coresight-tmc arm,primecell              P                 b         	  apb_pclk             Z  ~   in-ports       port       endpoint            R  F         Z  E            out-ports      port       endpoint            R  G         Z  H               replicator@10b06000       /   2arm,coresight-dynamic-replicator arm,primecell               `                 b         	  apb_pclk       in-ports       port       endpoint            R  H         Z  G            out-ports      port       endpoint            R  I         Z                  tpda@10b08000         "   2qcom,coresight-tpda arm,primecell                                 b         	  apb_pclk       in-ports                                 port@0                  endpoint            R  J         Z  P         port@1                 endpoint            R  K         Z  Q         port@2                 endpoint            R  L         Z  R         port@3                 endpoint            R  M         Z  S         port@4                 endpoint            R  N         Z  T            out-ports      port       endpoint            R  O         Z  C               tpdm@10b09000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  P         Z  J               tpdm@10b0a000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  Q         Z  K               tpdm@10b0b000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  R         Z  L               tpdm@10b0c000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  S         Z  M               tpdm@10b0d000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  T         Z  N               tpdm@10b20000         "   2qcom,coresight-tpdm arm,primecell                                  b         	  apb_pclk                                  	  disabled       out-ports      port       endpoint            R  U         Z  V               tpda@10b23000         "   2qcom,coresight-tpda arm,primecell                0                 b         	  apb_pclk          	  disabled       in-ports       port       endpoint            R  V         Z  U            out-ports      port       endpoint            R  W         Z  X               funnel@10b24000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 b         	  apb_pclk          	  disabled       in-ports       port       endpoint            R  X         Z  W            out-ports      port       endpoint            R  Y         Z  B               tpdm@10c08000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  Z         Z  [               funnel@10c0b000       +   2arm,coresight-dynamic-funnel arm,primecell                                b         	  apb_pclk       in-ports                                 port@4                 endpoint            R  [         Z  Z            out-ports      port       endpoint            R  \         Z  l               tpdm@10c28000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  ]         Z  c               tpdm@10c29000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @               out-ports      port       endpoint            R  ^         Z  d               tpda@10c2b000         "   2qcom,coresight-tpda arm,primecell                °                 b         	  apb_pclk       in-ports                                 port@4                 endpoint            R  _         Z  9         port@13                endpoint            R  `         Z  6         port@14                endpoint            R  a         Z  :         port@15                endpoint            R  b         Z  5         port@1a                endpoint            R  c         Z  ]         port@1b                endpoint            R  d         Z  ^            out-ports      port       endpoint            R  e         Z  f               funnel@10c2c000       +   2arm,coresight-dynamic-funnel arm,primecell                                b         	  apb_pclk       in-ports                                 port@0                  endpoint            R  f         Z  e         port@4                 endpoint            R  g         Z  r         port@5                 endpoint            R  h         Z  y            out-ports      port       endpoint            R  i         Z  /               tpdm@10c38000         "   2qcom,coresight-tpdm arm,primecell                À                 b         	  apb_pclk               @               out-ports      port       endpoint            R  j         Z  n               tpdm@10c39000         "   2qcom,coresight-tpdm arm,primecell                Ð                 b         	  apb_pclk               @               out-ports      port       endpoint            R  k         Z  o               tpda@10c3c000         "   2qcom,coresight-tpda arm,primecell                                 b         	  apb_pclk       in-ports                                 port@4                 endpoint            R  l         Z  \         port@f                 endpoint            R  m         Z  4         port@10                endpoint            R  n         Z  j         port@11                endpoint            R  o         Z  k            out-ports      port       endpoint            R  p         Z  q               funnel@10c3d000       +   2arm,coresight-dynamic-funnel arm,primecell                                b         	  apb_pclk       in-ports       port       endpoint            R  q         Z  p            out-ports      port       endpoint            R  r         Z  g               tpdm@10cc1000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk               @                                          	  disabled       out-ports      port       endpoint            R  s         Z  t               tpda@10cc4000         "   2qcom,coresight-tpda arm,primecell                @                 b         	  apb_pclk       in-ports                                 port@2                 endpoint            R  t         Z  s            out-ports      port       endpoint            R  u         Z  v               funnel@10cc5000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 b         	  apb_pclk       in-ports       port       endpoint            R  v         Z  u            out-ports      port       endpoint            R  w         Z  -               funnel@10d04000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 b         	  apb_pclk       in-ports                                 port@6                 endpoint            R  x         Z              out-ports      port       endpoint            R  y         Z  h               tpdm@10d08000         "   2qcom,coresight-tpdm arm,primecell                Ѐ                 b         	  apb_pclk                               out-ports      port       endpoint            R  z         Z                 tpdm@10d09000         "   2qcom,coresight-tpdm arm,primecell                А                 b         	  apb_pclk                               out-ports      port       endpoint            R  {         Z                 tpdm@10d0a000         "   2qcom,coresight-tpdm arm,primecell                Р                 b         	  apb_pclk                               out-ports      port       endpoint            R  |         Z                 tpdm@10d0b000         "   2qcom,coresight-tpdm arm,primecell                а                 b         	  apb_pclk                               out-ports      port       endpoint            R  }         Z                 tpdm@10d0c000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R  ~         Z                 tpdm@10d0d000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R           Z                 tpdm@10d0e000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R           Z                 tpdm@10d0f000         "   2qcom,coresight-tpdm arm,primecell                                 b         	  apb_pclk                               out-ports      port       endpoint            R           Z                 tpda@10d12000         "   2qcom,coresight-tpda arm,primecell                                  b         	  apb_pclk       in-ports                                 port@0                  endpoint            R           Z  z         port@1                 endpoint            R           Z  {         port@2                 endpoint            R           Z  |         port@3                 endpoint            R           Z  }         port@4                 endpoint            R           Z  ~         port@5                 endpoint            R           Z           port@6                 endpoint            R           Z           port@7                 endpoint            R           Z              out-ports      port       endpoint            R           Z                 funnel@10d13000       +   2arm,coresight-dynamic-funnel arm,primecell               0                 b         	  apb_pclk       in-ports       port       endpoint            R           Z              out-ports      port       endpoint            R           Z  x               iommu@15000000        1   2qcom,x1e80100-smmu-500 qcom,smmu-500 arm,mmu-500                                         A          a          b          c          d          e          f          g          h          i          j          k          l          m          n          o          p          q          r          s          t          u          v                                                                                                                                 ;         <         =         >         ?         @         A         B         C         D         E         F         G         H         I         J         K         L         M         N         O         P         Q         R         S         T         U         V         W         X         Y                                                                                                                                                                                                                                                                                                                          #         Z   <      iommu@15400000           2arm,smmu-v3              @                           $                                        ~eventq gerror cmdq-sync          #        okay ved         Z        interrupt-controller@17000000            2arm,gic-v3                                     0                	                                                                                            Z      msi-controller@17040000          2arm,gic-v3-its                                          /            Z            watchdog@17410000         %   2qcom,apss-wdt-x1e80100 qcom,kpss-wdt                 A                  b   3                           okay ved         Z        mailbox@17430000             2qcom,x1e80100-cpucp-mbox                  C                                                            Z   #      rsc@17500000             2qcom,rpmh-rsc         0       P             Q             R                 drv-0 drv-1 drv-2         $                                        :           J            V                                	  Gapps_rsc                -         Z     bcm-voter            2qcom,bcm-voter           Z   &      clock-controller             2qcom,x1e80100-rpmh-clk           b          xo           M            Z         power-controller             2qcom,x1e80100-rpmhpd            d                      Z   ;   opp-table            2operating-points-v2          Z     opp-16                      Z        opp-48             0         Z         opp-52             4         Z        opp-56             8         Z         opp-60             <         Z        opp-64             @         Z   /      opp-80             P         Z        opp-128                     Z   0      opp-144                     Z        opp-192                     Z         opp-256                     Z         opp-320           @         Z        opp-336           P         Z        opp-384                    Z         opp-416                    Z              regulators-0             2qcom,pm8550-rpmh-regulators         fb           s                                                                                               bob1          
  vreg_bob1           . -         F <l        ^            Z        bob2          
  vreg_bob2           . &5@        F -         ^            Z        ldo1            vreg_l1b_1p8            . w@        F w@        ^            Z         ldo2            vreg_l2b_3p0            . .         F .         ^            Z  !      ldo4            vreg_l4b_1p8            . w@        F w@        ^            Z        ldo6            vreg_l6b_1p8            . w@        F -*        ^            Z        ldo8            vreg_l8b_3p0            . .         F .         ^            Z  #      ldo9            vreg_l9b_2p9            . -*        F -*        ^            Z        ldo10           vreg_l10b_1p8           . w@        F w@        ^            Z        ldo12           vreg_l12b_1p2           . O        F O        ^            Z         ldo13           vreg_l13b_3p0           . .         F .         ^            Z        ldo14           vreg_l14b_3p0           . .         F .         ^            Z  "      ldo15           vreg_l15b_1p8           . w@        F w@        ^            Z         ldo17           vreg_l17b_2p5           . &5@        F &5@        ^            Z           regulators-1             2qcom,pm8550ve-rpmh-regulators           fc           u                                   smps4           vreg_s4c_1p8            . R         F         ^            Z        ldo1            vreg_l1c_1p2            . O        F O        ^            Z        ldo2            vreg_l2c_0p8            . m        F m        ^            Z        ldo3            vreg_l3c_0p8            .         F         ^            Z           regulators-2             2qcom,pmc8380-rpmh-regulators            fd           u                                   ldo1            vreg_l1d_0p8            . m        F m        ^            Z         ldo2            vreg_l2d_0p9            .         F         ^            Z         ldo3            vreg_l3d_1p8            . w@        F w@        ^            Z            regulators-3             2qcom,pmc8380-rpmh-regulators            fe                          ldo2            vreg_l2e_0p8            . m        F m        ^            Z        ldo3            vreg_l3e_1p2            . O        F O        ^            Z            regulators-4             2qcom,pmc8380-rpmh-regulators            ff           u                                   smps1           vreg_s1f_0p7            . 
`        F         ^            Z           regulators-6             2qcom,pm8550ve-rpmh-regulators           fi           u                                             smps1           vreg_s1i_0p9            .         F 	        ^            Z        smps2           vreg_s2i_1p0            . B@        F         ^            Z        ldo1            vreg_l1i_1p8            . w@        F w@        ^            Z        ldo2            vreg_l2i_1p2            . O        F O        ^            Z        ldo3            vreg_l3i_0p8            . m        F m        ^            Z            regulators-7             2qcom,pm8550ve-rpmh-regulators           fj           u                                   smps5           vreg_s5j_1p2            . *@        F         ^            Z        ldo1            vreg_l1j_0p8            .         F         ^            Z         ldo2            vreg_l2j_1p2            . *@        F *@        ^            Z         ldo3            vreg_l3j_0p8            . m        F m        ^            Z               timer@17800000           2arm,armv7-timer-mem                                                                               frame@17801000                                                                          frame@17803000               0                   	                    	  disabled          frame@17805000               P                   
                    	  disabled          frame@17807000               p                                       	  disabled          frame@17809000                                                      	  disabled          frame@1780b000                                                      	  disabled          frame@1780d000                                                      	  disabled             sram@18b4e000         
   2mmio-sram                                                                              Z     scp-sram-section@0           2arm,scmi-shmem                           Z   $      scp-sram-section@200             2arm,scmi-shmem                          Z   %         watchdog@1c840000         	  disabled gwd         2arm,sbsa-gwdt                                                                   Z        efuse@221c8000        !   2qcom,x1e80100-qfprom qcom,qfprom                 "                                          Z     gpu-speed-bin@119                         "               Z            pmu@24091000          0   2qcom,x1e80100-llcc-bwmon qcom,sc7280-llcc-bwmon              $	                       Q           b   !          !              d     opp-table            2operating-points-v2          Z     opp-0            5       opp-1            !b      opp-2            .       opp-3            ^       opp-4            hL       opp-5                   opp-6                   opp-7                   opp-8                    opp-9                        pmu@240b3400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $4                      E           b   ?         ?              d           Z        pmu@240b5400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $T                      E           b   ?         ?              d           Z     opp-table            2operating-points-v2          Z     opp-0            I>       opp-1            q@      opp-2            |       opp-3                   opp-4            Ȁ      opp-5           `@            pmu@240b6400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $d                      E           b   ?         ?              d        system-cache-controller@25000000             2qcom,x1e80100-llcc               %               %               %@              %`              %              %              %              %              &               &                   llcc0_base llcc1_base llcc2_base llcc3_base llcc4_base llcc5_base llcc6_base llcc7_base llcc_broadcast_base llcc_broadcast_and_base               
         remoteproc@32300000          2qcom,x1e80100-cdsp-pas               20               @  9         B                                          #  ~wdog fatal ready handover stop-ack           b               xo              ;       ;   
   ;            cx mxc nsp          b            !                                                    1stop            okay          Z  qcom/x1e80100/microsoft/Denali/qccdsp8380.mbn qcom/x1e80100/microsoft/Denali/cdsp_dtb.mbn            Z     glink-edge          9   1                     1               Gcdsp            f      fastrpc          2qcom,fastrpc            Mfastrpcglink-apps-dsp           Gcdsp             a                             compute-cb@1             2qcom,fastrpc-compute-cb                        <               #      compute-cb@2             2qcom,fastrpc-compute-cb                        <               #      compute-cb@3             2qcom,fastrpc-compute-cb                        <               #      compute-cb@4             2qcom,fastrpc-compute-cb                        <               #      compute-cb@5             2qcom,fastrpc-compute-cb                        <               #      compute-cb@6             2qcom,fastrpc-compute-cb                        <               #      compute-cb@7             2qcom,fastrpc-compute-cb                        <               #      compute-cb@8             2qcom,fastrpc-compute-cb                        <               #      compute-cb@10            2qcom,fastrpc-compute-cb             
           <               #      compute-cb@11            2qcom,fastrpc-compute-cb                        <               #      compute-cb@12            2qcom,fastrpc-compute-cb                        <               #      compute-cb@13            2qcom,fastrpc-compute-cb                        <               #                  timer            2arm,armv8-timer       0                                   
         thermal-zones            Z     aoss0-thermal                    trips      trip-point0          _                    hot       aoss0-critical           8                 	   critical                cpu0-0-top-thermal                  trips      cpu-critical             8                 	   critical                cpu0-0-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu0-1-top-thermal                  trips      cpu-critical             8                 	   critical                cpu0-1-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu0-2-top-thermal                  trips      cpu-critical             8                 	   critical                cpu0-2-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu0-3-top-thermal                  trips      cpu-critical             8                 	   critical                cpu0-3-btm-thermal                  trips      cpu-critical             8                 	   critical                cpuss0-top-thermal               	   trips      cpuss2-critical          8                 	   critical                cpuss0-btm-thermal               
   trips      cpuss2-critical          8                 	   critical                mem-thermal                 trips      trip-point0          _                    hot       mem-critical             8                   	   critical                video-thermal                   trips      trip-point0          _                    hot       video-critical           8                 	   critical                aoss1-thermal                    trips      trip-point0          _                    hot       aoss0-critical           8                 	   critical                cpu1-0-top-thermal                  trips      cpu-critical             8                 	   critical                cpu1-0-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu1-1-top-thermal                  trips      cpu-critical             8                 	   critical                cpu1-1-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu1-2-top-thermal                  trips      cpu-critical             8                 	   critical                cpu1-2-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu1-3-top-thermal                  trips      cpu-critical             8                 	   critical                cpu1-3-btm-thermal                  trips      cpu-critical             8                 	   critical                cpuss1-top-thermal               	   trips      cpuss2-critical          8                 	   critical                cpuss1-btm-thermal               
   trips      cpuss2-critical          8                 	   critical                aoss2-thermal                    trips      trip-point0          _                    hot       aoss0-critical           8                 	   critical                cpu2-0-top-thermal                  trips      cpu-critical             8                 	   critical                cpu2-0-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu2-1-top-thermal                  trips      cpu-critical             8                 	   critical                cpu2-1-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu2-2-top-thermal                  trips      cpu-critical             8                 	   critical                cpu2-2-btm-thermal                  trips      cpu-critical             8                 	   critical                cpu2-3-top-thermal                  trips      cpu-critical             8                 	   critical                cpu2-3-btm-thermal                  trips      cpu-critical             8                 	   critical                cpuss2-top-thermal               	   trips      cpuss2-critical          8                 	   critical                cpuss2-btm-thermal               
   trips      cpuss2-critical          8                 	   critical                aoss3-thermal                    trips      trip-point0          _                    hot       aoss0-critical           8                 	   critical                nsp0-thermal                    trips      trip-point0          _                    hot       nsp0-critical            8                 	   critical                nsp1-thermal                    trips      trip-point0          _                    hot       nsp1-critical            8                 	   critical                nsp2-thermal                    trips      trip-point0          _                    hot       nsp2-critical            8                 	   critical                nsp3-thermal                    trips      trip-point0          _                    hot       nsp3-critical            8                 	   critical                gpuss-0-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-1-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-2-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-3-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-4-thermal                         	   cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-5-thermal                         
   cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-6-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                gpuss-7-thermal                            cooling-maps       map0            !          &           trips      trip-point0          s                    passive          Z        gpu-critical             8                 	   critical                camera0-thermal                 trips      trip-point0          _                    hot       camera0-critical             8                 	   critical                camera1-thermal                 trips      trip-point0          _                    hot       camera0-critical             8                 	   critical                pm8550-thermal             d             trips      trip0            s                      passive       trip1            8                      hot             pm8550ve-2-thermal             d             trips      trip0            s                      passive       trip1            8                      hot             pmc8380-3-thermal              d             trips      trip0            s                      passive       trip1            8                      hot             pmc8380-4-thermal              d             trips      trip0            s                      passive       trip1            8                      hot             pmc8380-5-thermal              d             trips      trip0            s                      passive       trip1            8                      hot             pmc8380-6-thermal              d                   Z     trips      trip0            s                      passive       trip1            8                      hot             pm8550ve-8-thermal             d             trips      trip0            s                      passive       trip1            8                      hot             pm8550ve-9-thermal             d             trips      trip0            s                      passive       trip1            8                      hot             pm8010-thermal             d             trips      trip0            s                      passive       trip1            8                      hot                aliases       $  5/soc@0/geniqup@bc0000/serial@b88000       $  =/soc@0/geniqup@ac0000/serial@a98000       gpio-keys         
   2gpio-keys           L          Vdefault    switch-lid                           E           
             	        V            pmic-glink        @   2qcom,x1e80100-pmic-glink qcom,sm8550-pmic-glink qcom,pmic-glink                                   j      y          {       connector@0          2usb-c-connector                      |dual            dual       ports                                port@0                  endpoint            R           Z            port@1                 endpoint            R           Z            port@2                 endpoint            R           Z                  connector@1          2usb-c-connector                     |dual            dual       ports                                port@0                  endpoint            R           Z            port@1                 endpoint            R           Z            port@2                 endpoint            R           Z                     regulator-edp-3p3            2regulator-fixed         VREG_EDP_3P3            . 2Z        F 2Z              F                     L          Vdefault                   Z        regulator-rtmr0-1p15             2regulator-fixed         VREG_RTMR0_1P15         . 0        F 0                                  L          Vdefault                   Z         regulator-rtmr0-1p8          2regulator-fixed         VREG_RTMR0_1P8          . w@        F w@                                  L          Vdefault                   Z         regulator-rtmr0-3p3          2regulator-fixed         VREG_RTMR0_3P3          . 2Z        F 2Z                                   L          Vdefault                   Z         regulator-rtmr1-1p15             2regulator-fixed         VREG_RTMR1_1P15         . 0        F 0                                   L          Vdefault                   Z         regulator-rtmr1-1p8          2regulator-fixed         VREG_RTMR1_1P8          . w@        F w@                                   L          Vdefault                   Z         regulator-rtmr1-3p3          2regulator-fixed         VREG_RTMR1_3P3          . 2Z        F 2Z                                   L          Vdefault                   Z         regulator-nvme           2regulator-fixed         VREG_NVME_3P3           . 2Z        F 2Z                                   L          Vdefault                   Z         regulator-vph-pwr            2regulator-fixed         vph_pwr         . 8u         F 8u                            Z        regulator-wcn-3p3            2regulator-fixed         VREG_WCN_3P3            . 2Z        F 2Z                                   L          Vdefault                   Z        regulator-wcn-0p95           2regulator-fixed         VREG_WCN_0P95           . ~        F ~                   Z        regulator-wcn-1p9            2regulator-fixed         VREG_WCN_1P9            .         F                    Z        sound            2qcom,x1e80100-sndcard         "   ,X1E80100-Microsoft-Surface-Pro-11         _  SpkrLeft IN WSA WSA_SPK1 OUT SpkrRight IN WSA WSA_SPK2 OUT VA DMIC0 vdd-micb VA DMIC1 vdd-micb     wsa-dai-link            WSA Playback       codec                                  cpu              i      platform                       va-dai-link         VA Capture     codec                        cpu              n      platform                          wcn7850-pmu          2qcom,wcn7850-pmu                      O                                                   
      u                  t            L          Vdefault    regulators     ldo0            vreg_pmu_rfa_cmn             Z   x      ldo1            vreg_pmu_aon_0p59            Z   u      ldo2            vreg_pmu_wlcx_0p8            Z   v      ldo3            vreg_pmu_wlmx_0p85           Z   w      ldo4            vreg_pmu_btcmx_0p85          Z        ldo5            vreg_pmu_rfa_0p8             Z   y      ldo6            vreg_pmu_rfa_1p2             Z   z      ldo7            vreg_pmu_rfa_1p8             Z   {      ldo8            vreg_pmu_pcie_0p9            Z         ldo9            vreg_pmu_pcie_1p8            Z               __symbols__         ,/clocks/xo-board            5/clocks/sleep-clk           ?/clocks/bi-tcxo-div2-clk            L/clocks/bi-tcxo-ao-div2-clk         \/cpus/cpu@0         a/cpus/cpu@0/l2-cache            f/cpus/cpu@100           k/cpus/cpu@200           p/cpus/cpu@300           u/cpus/cpu@10000         z/cpus/cpu@10000/l2-cache            /cpus/cpu@10100         /cpus/cpu@10200         /cpus/cpu@10300         /cpus/cpu@20000         /cpus/cpu@20000/l2-cache            /cpus/cpu@20100         /cpus/cpu@20200         /cpus/cpu@20300         /cpus/cpu-map/cluster2          /cpus/idle-states/cpu-sleep-0         )  /cpus/domain-idle-states/cluster-sleep-0          )  /cpus/domain-idle-states/cluster-sleep-1          #  /dummy-sink/in-ports/port/endpoint          /firmware/scm           /firmware/scmi/protocol@13          /interconnect-0         /interconnect-1         /psci/power-domain-cpu0         /psci/power-domain-cpu1         /psci/power-domain-cpu2         /psci/power-domain-cpu3         #/psci/power-domain-cpu4         +/psci/power-domain-cpu5         3/psci/power-domain-cpu6         ;/psci/power-domain-cpu7         C/psci/power-domain-cpu8         K/psci/power-domain-cpu9         S/psci/power-domain-cpu10            \/psci/power-domain-cpu11             e/psci/power-domain-cpu-cluster0          q/psci/power-domain-cpu-cluster1          }/psci/power-domain-cpu-cluster2         /psci/power-domain-system         %  /reserved-memory/gunyah-hyp@80000000          *  /reserved-memory/hyp-elf-package@80800000           /reserved-memory/ncc@80a00000         $  /reserved-memory/cpucp-log@80e00000          /reserved-memory/cpucp@80e40000       &  /reserved-memory/tags-region@81400000         $  /reserved-memory/xbl-dtlog@81a00000       &  /reserved-memory/xbl-ramdump@81a40000         $  /reserved-memory/aop-image@81c00000       %  /reserved-memory/aop-cmd-db@81c60000          %  /reserved-memory/aop-config@81c80000          )  )/reserved-memory/tme-crash-dump@81ca0000          "  </reserved-memory/tme-log@81ce0000         #  H/reserved-memory/uefi-log@81ce4000        '  U/reserved-memory/secdata-apss@81cff000        (  f/reserved-memory/pdp-ns-shared@81e00000       "  x/reserved-memory/gpu-prr@81f00000         &  /reserved-memory/tpm-control@81f10000         *  /reserved-memory/usb-ucsi-shared@81f20000         "  /reserved-memory/pld-pep@81f30000         "  /reserved-memory/pld-gmu@81f36000         "  /reserved-memory/pld-pdp@81f37000         "  /reserved-memory/tz-stat@82700000         )  /reserved-memory/xbl-tmp-buffer@82800000          /  /reserved-memory/adsp-rpc-remote-heap@84b00000        3  /reserved-memory/spu-secure-shared-memory@85300000        (  !/reserved-memory/adsp-boot-dtb@866c0000       &  3/reserved-memory/spss-region@86700000         $  C/reserved-memory/adsp-boot@86b00000          Q/reserved-memory/video@87700000       #  [/reserved-memory/adspslpi@87e00000        &  h/reserved-memory/q6-adsp-dtb@8b800000           x/reserved-memory/cdsp@8b900000        &  /reserved-memory/q6-cdsp-dtb@8d900000         (  /reserved-memory/gpu-microcode@8d9fe000         /reserved-memory/cvp@8da00000         !  /reserved-memory/camera@8e100000          &  /reserved-memory/av1-encoder@8e900000           /reserved-memory/wpss@8fa00000        &  /reserved-memory/q6-wpss-dtb@91300000         !  /reserved-memory/xbl-sc@d8000000            /reserved-memory/qtee@d80e0000          /reserved-memory/ta@d8600000            /reserved-memory/tags@e1000000        #  /reserved-memory/llcc-lpi@ff800000          /reserved-memory/smem@ffe00000          /opp-table-qup100mhz            //opp-table-qup120mhz            D/smp2p-adsp/master-kernel           S/smp2p-adsp/slave-kernel            a/smp2p-cdsp/master-kernel           p/smp2p-cdsp/slave-kernel            ~/soc@0          /soc@0/clock-controller@100000          /soc@0/mailbox@408000           /soc@0/dma-controller@800000            /soc@0/geniqup@8c0000         !  /soc@0/geniqup@8c0000/i2c@880000          !  /soc@0/geniqup@8c0000/spi@880000          !  /soc@0/geniqup@8c0000/i2c@884000          !  /soc@0/geniqup@8c0000/spi@884000          !  /soc@0/geniqup@8c0000/i2c@888000          !  /soc@0/geniqup@8c0000/spi@888000          !  /soc@0/geniqup@8c0000/i2c@88c000          !  /soc@0/geniqup@8c0000/spi@88c000          !  /soc@0/geniqup@8c0000/i2c@890000          !  /soc@0/geniqup@8c0000/spi@890000          !  /soc@0/geniqup@8c0000/i2c@894000          !  /soc@0/geniqup@8c0000/spi@894000          $  /soc@0/geniqup@8c0000/serial@894000       !  /soc@0/geniqup@8c0000/i2c@898000          !  /soc@0/geniqup@8c0000/spi@898000          !  /soc@0/geniqup@8c0000/i2c@89c000          !  /soc@0/geniqup@8c0000/spi@89c000            /soc@0/dma-controller@a00000            /soc@0/geniqup@ac0000         !  /soc@0/geniqup@ac0000/i2c@a80000          !  /soc@0/geniqup@ac0000/spi@a80000          !  /soc@0/geniqup@ac0000/i2c@a84000          !  #/soc@0/geniqup@ac0000/spi@a84000          !  (/soc@0/geniqup@ac0000/i2c@a88000          !  ./soc@0/geniqup@ac0000/spi@a88000          !  4/soc@0/geniqup@ac0000/i2c@a8c000          !  :/soc@0/geniqup@ac0000/spi@a8c000          !  @/soc@0/geniqup@ac0000/i2c@a90000          !  F/soc@0/geniqup@ac0000/spi@a90000          !  L/soc@0/geniqup@ac0000/i2c@a94000          !  R/soc@0/geniqup@ac0000/spi@a94000          !  X/soc@0/geniqup@ac0000/i2c@a98000          !  ^/soc@0/geniqup@ac0000/spi@a98000          $  d/soc@0/geniqup@ac0000/serial@a98000       !  k/soc@0/geniqup@ac0000/i2c@a9c000          !  q/soc@0/geniqup@ac0000/spi@a9c000            w/soc@0/dma-controller@b00000            /soc@0/geniqup@bc0000         !  /soc@0/geniqup@bc0000/i2c@b80000          !  /soc@0/geniqup@bc0000/spi@b80000          !  /soc@0/geniqup@bc0000/i2c@b84000          !  /soc@0/geniqup@bc0000/spi@b84000          !  /soc@0/geniqup@bc0000/i2c@b88000          $  /soc@0/geniqup@bc0000/serial@b88000       !  /soc@0/geniqup@bc0000/spi@b88000          !  /soc@0/geniqup@bc0000/i2c@b8c000          C  /soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@0/endpoint        C  /soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@1/endpoint        C  /soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@2/endpoint        !  /soc@0/geniqup@bc0000/spi@b8c000          !  /soc@0/geniqup@bc0000/i2c@b90000          !  /soc@0/geniqup@bc0000/spi@b90000          !  /soc@0/geniqup@bc0000/i2c@b94000          !  /soc@0/geniqup@bc0000/spi@b94000          !  /soc@0/geniqup@bc0000/i2c@b98000          !  /soc@0/geniqup@bc0000/spi@b98000          !  /soc@0/geniqup@bc0000/i2c@b9c000          C  /soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@0/endpoint        C  )/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@1/endpoint        C  ;/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@2/endpoint        !  S/soc@0/geniqup@bc0000/spi@b9c000            X/soc@0/thermal-sensor@c271000           _/soc@0/thermal-sensor@c272000           f/soc@0/thermal-sensor@c273000           m/soc@0/thermal-sensor@c274000           t/soc@0/phy@fd3000           /soc@0/phy@fd5000         (  /soc@0/phy@fd5000/ports/port@0/endpoint       (  /soc@0/phy@fd5000/ports/port@1/endpoint       (  /soc@0/phy@fd5000/ports/port@2/endpoint         /soc@0/phy@fd9000           /soc@0/phy@fda000         (  /soc@0/phy@fda000/ports/port@0/endpoint       (  /soc@0/phy@fda000/ports/port@1/endpoint       (  -/soc@0/phy@fda000/ports/port@2/endpoint         D/soc@0/phy@fde000           T/soc@0/phy@fdf000         (  e/soc@0/phy@fdf000/ports/port@0/endpoint       (  z/soc@0/phy@fdf000/ports/port@1/endpoint       (  /soc@0/phy@fdf000/ports/port@2/endpoint         /soc@0/rng@10c3000          /soc@0/interconnect@1500000         /soc@0/interconnect@1600000         /soc@0/interconnect@1680000         /soc@0/interconnect@16c0000         /soc@0/interconnect@16d0000         /soc@0/interconnect@16e0000         /soc@0/interconnect@1700000         /soc@0/interconnect@1740000         /soc@0/interconnect@1750000         '/soc@0/interconnect@1760000         6/soc@0/interconnect@1770000         E/soc@0/interconnect@1780000         N/soc@0/pcie@1bd0000         T/soc@0/pcie@1bd0000/opp-table           d/soc@0/pcie@1bd0000/pcie@0          p/soc@0/phy@1be0000          z/soc@0/pci@1bf8000          /soc@0/pci@1bf8000/pcie@0           /soc@0/phy@1bfc000          /soc@0/pci@1c00000          /soc@0/pci@1c00000/pcie@0           /soc@0/phy@1c06000          /soc@0/pci@1c08000          /soc@0/pci@1c08000/pcie@0           /soc@0/phy@1c0e000          /soc@0/dma-controller@1dc4000           /soc@0/crypto@1dfa000           /soc@0/hwlock@1f40000            /soc@0/clock-controller@1fc0000         /soc@0/gpu@3d00000          /soc@0/gpu@3d00000/zap-shader           /soc@0/gpu@3d00000/opp-table            /soc@0/gmu@3d6a000          /soc@0/gmu@3d6a000/opp-table             !/soc@0/clock-controller@3d90000         '/soc@0/iommu@3da0000            3/soc@0/interconnect@26400000            ;/soc@0/interconnect@320c0000            C/soc@0/remoteproc@6800000         3  S/soc@0/remoteproc@6800000/glink-edge/gpr/service@1        :  Y/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/bedais         8  d/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/dais       3  m/soc@0/remoteproc@6800000/glink-edge/gpr/service@2        D  s/soc@0/remoteproc@6800000/glink-edge/gpr/service@2/clock-controller         {/soc@0/codec@6aa0000            /soc@0/soundwire@6ab0000            /soc@0/codec@6ac0000            /soc@0/soundwire@6ad0000            /soc@0/codec@6ae0000            /soc@0/codec@6b00000            /soc@0/soundwire@6b10000          %  /soc@0/soundwire@6b10000/speaker@0,0          %  /soc@0/soundwire@6b10000/speaker@0,1             /soc@0/clock-controller@6b6c000         /soc@0/soundwire@6d30000            /soc@0/codec@6d44000            /soc@0/pinctrl@6e80000        +  /soc@0/pinctrl@6e80000/tx-swr-active-state        +  /soc@0/pinctrl@6e80000/rx-swr-active-state        ,  "/soc@0/pinctrl@6e80000/dmic01-default-state       ,  1/soc@0/pinctrl@6e80000/dmic23-default-state       ,  @/soc@0/pinctrl@6e80000/wsa-swr-active-state       -  O/soc@0/pinctrl@6e80000/wsa2-swr-active-state          1  _/soc@0/pinctrl@6e80000/spkr-01-sd-n-active-state             s/soc@0/clock-controller@6ea0000         {/soc@0/interconnect@7e40000         /soc@0/interconnect@7400000         /soc@0/interconnect@7430000         /soc@0/mmc@8804000          /soc@0/mmc@8804000/opp-table            /soc@0/mmc@8844000          /soc@0/mmc@8844000/opp-table            /soc@0/phy@88e0000          /soc@0/phy@88e1000          /soc@0/phy@88e2000          /soc@0/phy@88e3000          /soc@0/phy@88e5000          /soc@0/usb@a0f8800          '/soc@0/usb@a0f8800/usb@a000000        5  6/soc@0/usb@a0f8800/usb@a000000/ports/port@0/endpoint          5  H/soc@0/usb@a0f8800/usb@a000000/ports/port@1/endpoint            Z/soc@0/usb@a2f8800          `/soc@0/usb@a2f8800/usb@a200000        -  k/soc@0/usb@a2f8800/usb@a200000/port/endpoint            y/soc@0/usb@a4f8800          /soc@0/usb@a4f8800/usb@a400000          /soc@0/usb@a6f8800          /soc@0/usb@a6f8800/usb@a600000        5  /soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint          5  /soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpoint            /soc@0/usb@a8f8800          /soc@0/usb@a8f8800/usb@a800000        5  /soc@0/usb@a8f8800/usb@a800000/ports/port@0/endpoint          5  /soc@0/usb@a8f8800/usb@a800000/ports/port@1/endpoint            /soc@0/video-codec@aa00000        %  /soc@0/video-codec@aa00000/opp-table             /soc@0/clock-controller@aaf0000       !  "/soc@0/display-subsystem@ae00000          <  '/soc@0/display-subsystem@ae00000/display-controller@ae01000       R  0/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpoint         R  ?/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@4/endpoint         R  N/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@5/endpoint         R  ]/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@6/endpoint         F  l/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table         @  z/soc@0/display-subsystem@ae00000/displayport-controller@ae90000       V  /soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@ae90000/opp-table         @  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000       V  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/opp-table         @  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000       V  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/opp-table         @  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000       V  "/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@0/endpoint         V  ./soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@1/endpoint         J  ;/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/opp-table         N  N/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel         \  T/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel/port/endpoint         a/soc@0/phy@aec2a00          n/soc@0/phy@aec5a00           {/soc@0/clock-controller@af00000       $  /soc@0/interrupt-controller@b220000          /soc@0/power-management@c300000         /soc@0/arbiter@c400000        $  /soc@0/arbiter@c400000/spmi@c42d000       +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0        4  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300       ;  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/pwrkey        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/resin         4  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/rtc@6100       6  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100         G  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100/reboot-reason@48        6  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00         I   /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-en@73          J  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-end@75         L  !/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-delta@76       5  4/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/gpio@8800          /  B/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pwm        +  N/soc@0/arbiter@c400000/spmi@c42d000/pmic@1        :  U/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/temp-alarm@a00         5  g/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800          P  t/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800/rtmr0-reset-n-active-state       L  /soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800/rtmr0-3p3-reg-en-state       ?  /soc@0/arbiter@c400000/spmi@c42d000/pmic@1/led-controller@ee00        /  /soc@0/arbiter@c400000/spmi@c42d000/pmic@1/pwm        +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@2        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@2/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@2/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800          E  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800/edp-bl-en-state          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@4        :   /soc@0/arbiter@c400000/spmi@c42d000/pmic@4/temp-alarm@a00         5  5/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/gpio@8800          +  E/soc@0/arbiter@c400000/spmi@c42d000/pmic@5        :  O/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/temp-alarm@a00         5  d/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800          M  t/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800/rtmr0-1p15-reg-en-state          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@6        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@6/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@6/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@8        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@8/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@8/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800          L  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800/rtmr0-1p8-reg-en-state       +  */soc@0/arbiter@c400000/spmi@c42d000/pmic@c        ;  1/soc@0/arbiter@c400000/spmi@c42d000/pmic@c/temp-alarm@2400        $  C/soc@0/arbiter@c400000/spmi@c432000       +  M/soc@0/arbiter@c400000/spmi@c432000/pmic@7        4  W/soc@0/arbiter@c400000/spmi@c432000/pmic@7/phy@fd00       +  p/soc@0/arbiter@c400000/spmi@c432000/pmic@a        4  z/soc@0/arbiter@c400000/spmi@c432000/pmic@a/phy@fd00       +  /soc@0/arbiter@c400000/spmi@c432000/pmic@b        4  /soc@0/arbiter@c400000/spmi@c432000/pmic@b/phy@fd00       +  /soc@0/arbiter@c400000/spmi@c432000/pmic@c        4  /soc@0/arbiter@c400000/spmi@c432000/pmic@c/phy@fd00         /soc@0/pinctrl@f100000        .  /soc@0/pinctrl@f100000/edp0-hpd-default-state         /  /soc@0/pinctrl@f100000/qup-i2c0-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c1-data-clk-state        /   /soc@0/pinctrl@f100000/qup-i2c2-data-clk-state        /    /soc@0/pinctrl@f100000/qup-i2c3-data-clk-state        /   2/soc@0/pinctrl@f100000/qup-i2c4-data-clk-state        /   D/soc@0/pinctrl@f100000/qup-i2c5-data-clk-state        /   V/soc@0/pinctrl@f100000/qup-i2c6-data-clk-state        /   h/soc@0/pinctrl@f100000/qup-i2c7-data-clk-state        /   z/soc@0/pinctrl@f100000/qup-i2c8-data-clk-state        /   /soc@0/pinctrl@f100000/qup-i2c9-data-clk-state        0   /soc@0/pinctrl@f100000/qup-i2c10-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c11-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c12-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c13-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c14-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c15-data-clk-state       0  !/soc@0/pinctrl@f100000/qup-i2c16-data-clk-state       0  !#/soc@0/pinctrl@f100000/qup-i2c17-data-clk-state       0  !6/soc@0/pinctrl@f100000/qup-i2c18-data-clk-state       0  !I/soc@0/pinctrl@f100000/qup-i2c19-data-clk-state       0  !\/soc@0/pinctrl@f100000/qup-i2c20-data-clk-state       0  !o/soc@0/pinctrl@f100000/qup-i2c21-data-clk-state       0  !/soc@0/pinctrl@f100000/qup-i2c22-data-clk-state       0  !/soc@0/pinctrl@f100000/qup-i2c23-data-clk-state       )  !/soc@0/pinctrl@f100000/qup-spi0-cs-state          /  !/soc@0/pinctrl@f100000/qup-spi0-data-clk-state        )  !/soc@0/pinctrl@f100000/qup-spi1-cs-state          /  !/soc@0/pinctrl@f100000/qup-spi1-data-clk-state        )  !/soc@0/pinctrl@f100000/qup-spi2-cs-state          /  !/soc@0/pinctrl@f100000/qup-spi2-data-clk-state        )  "/soc@0/pinctrl@f100000/qup-spi3-cs-state          /  "/soc@0/pinctrl@f100000/qup-spi3-data-clk-state        )  " /soc@0/pinctrl@f100000/qup-spi4-cs-state          /  ",/soc@0/pinctrl@f100000/qup-spi4-data-clk-state        )  ">/soc@0/pinctrl@f100000/qup-spi5-cs-state          /  "J/soc@0/pinctrl@f100000/qup-spi5-data-clk-state        )  "\/soc@0/pinctrl@f100000/qup-spi6-cs-state          /  "h/soc@0/pinctrl@f100000/qup-spi6-data-clk-state        )  "z/soc@0/pinctrl@f100000/qup-spi7-cs-state          /  "/soc@0/pinctrl@f100000/qup-spi7-data-clk-state        )  "/soc@0/pinctrl@f100000/qup-spi8-cs-state          /  "/soc@0/pinctrl@f100000/qup-spi8-data-clk-state        )  "/soc@0/pinctrl@f100000/qup-spi9-cs-state          /  "/soc@0/pinctrl@f100000/qup-spi9-data-clk-state        *  "/soc@0/pinctrl@f100000/qup-spi10-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi10-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi11-cs-state         0  #/soc@0/pinctrl@f100000/qup-spi11-data-clk-state       *  #/soc@0/pinctrl@f100000/qup-spi12-cs-state         0  #!/soc@0/pinctrl@f100000/qup-spi12-data-clk-state       *  #4/soc@0/pinctrl@f100000/qup-spi13-cs-state         0  #A/soc@0/pinctrl@f100000/qup-spi13-data-clk-state       *  #T/soc@0/pinctrl@f100000/qup-spi14-cs-state         0  #a/soc@0/pinctrl@f100000/qup-spi14-data-clk-state       *  #t/soc@0/pinctrl@f100000/qup-spi15-cs-state         0  #/soc@0/pinctrl@f100000/qup-spi15-data-clk-state       *  #/soc@0/pinctrl@f100000/qup-spi16-cs-state         0  #/soc@0/pinctrl@f100000/qup-spi16-data-clk-state       *  #/soc@0/pinctrl@f100000/qup-spi17-cs-state         0  #/soc@0/pinctrl@f100000/qup-spi17-data-clk-state       *  #/soc@0/pinctrl@f100000/qup-spi18-cs-state         0  #/soc@0/pinctrl@f100000/qup-spi18-data-clk-state       *  #/soc@0/pinctrl@f100000/qup-spi19-cs-state         0  $/soc@0/pinctrl@f100000/qup-spi19-data-clk-state       *  $/soc@0/pinctrl@f100000/qup-spi20-cs-state         0  $!/soc@0/pinctrl@f100000/qup-spi20-data-clk-state       *  $4/soc@0/pinctrl@f100000/qup-spi21-cs-state         0  $A/soc@0/pinctrl@f100000/qup-spi21-data-clk-state       *  $T/soc@0/pinctrl@f100000/qup-spi22-cs-state         0  $a/soc@0/pinctrl@f100000/qup-spi22-data-clk-state       *  $t/soc@0/pinctrl@f100000/qup-spi23-cs-state         0  $/soc@0/pinctrl@f100000/qup-spi23-data-clk-state       /  $/soc@0/pinctrl@f100000/qup-uart2-default-state        0  $/soc@0/pinctrl@f100000/qup-uart14-default-state       0  $/soc@0/pinctrl@f100000/qup-uart21-default-state       *  $/soc@0/pinctrl@f100000/sdc2-default-state         (  $/soc@0/pinctrl@f100000/sdc2-sleep-state       (  $/soc@0/pinctrl@f100000/hall-int-n-state       )  $/soc@0/pinctrl@f100000/nvme-reg-en-state          (  %/soc@0/pinctrl@f100000/edp-reg-en-state       (  %/soc@0/pinctrl@f100000/ssam-state-state       ,  %/soc@0/pinctrl@f100000/wcn-wlan-bt-en-state       +  %(/soc@0/pinctrl@f100000/pcie4-default-state        ,  %6/soc@0/pinctrl@f100000/pcie6a-default-state       .  %E/soc@0/pinctrl@f100000/rtmr1-1p8-reg-en-state         .  %V/soc@0/pinctrl@f100000/rtmr1-3p3-reg-en-state         /  %g/soc@0/pinctrl@f100000/rtmr1-1p15-reg-en-state        '  %y/soc@0/pinctrl@f100000/wcn-sw-en-state        .  %/soc@0/pinctrl@f100000/cam-indicator-en-state         ,  %/soc@0/stm@10002000/out-ports/port/endpoint       -  %/soc@0/tpdm@10003000/out-ports/port/endpoint          .  %/soc@0/tpda@10004000/in-ports/port@0/endpoint         .  %/soc@0/tpda@10004000/in-ports/port@1/endpoint         -  %/soc@0/tpda@10004000/out-ports/port/endpoint          -  %/soc@0/tpdm@1000f000/out-ports/port/endpoint          0  %/soc@0/funnel@10041000/in-ports/port@6/endpoint       0  %/soc@0/funnel@10041000/in-ports/port@7/endpoint       /  %/soc@0/funnel@10041000/out-ports/port/endpoint        0  &/soc@0/funnel@10042000/in-ports/port@2/endpoint       0  &/soc@0/funnel@10042000/in-ports/port@5/endpoint       0  &/soc@0/funnel@10042000/in-ports/port@6/endpoint       /  &)/soc@0/funnel@10042000/out-ports/port/endpoint        0  &5/soc@0/funnel@10045000/in-ports/port@0/endpoint       0  &E/soc@0/funnel@10045000/in-ports/port@1/endpoint       /  &U/soc@0/funnel@10045000/out-ports/port/endpoint        -  &e/soc@0/tpdm@10800000/out-ports/port/endpoint          -  &r/soc@0/tpdm@1082c000/out-ports/port/endpoint          -  &/soc@0/tpdm@10841000/out-ports/port/endpoint          -  &/soc@0/tpdm@10844000/out-ports/port/endpoint          .  &/soc@0/funnel@10846000/in-ports/port/endpoint         /  &/soc@0/funnel@10846000/out-ports/port/endpoint        -  &/soc@0/tpdm@109d0000/out-ports/port/endpoint          -  &/soc@0/tpdm@10ac0000/out-ports/port/endpoint          -  &/soc@0/tpdm@10ac1000/out-ports/port/endpoint          .  &/soc@0/tpda@10ac4000/in-ports/port@8/endpoint         .  &/soc@0/tpda@10ac4000/in-ports/port@9/endpoint         -  '/soc@0/tpda@10ac4000/out-ports/port/endpoint          .  '/soc@0/funnel@10ac5000/in-ports/port/endpoint         /  '+/soc@0/funnel@10ac5000/out-ports/port/endpoint        0  ';/soc@0/funnel@10b04000/in-ports/port@3/endpoint       0  'K/soc@0/funnel@10b04000/in-ports/port@6/endpoint       0  '[/soc@0/funnel@10b04000/in-ports/port@7/endpoint       /  'k/soc@0/funnel@10b04000/out-ports/port/endpoint          '{/soc@0/tmc@10b05000       +  '/soc@0/tmc@10b05000/in-ports/port/endpoint        ,  '/soc@0/tmc@10b05000/out-ports/port/endpoint       2  '/soc@0/replicator@10b06000/in-ports/port/endpoint         3  '/soc@0/replicator@10b06000/out-ports/port/endpoint        .  '/soc@0/tpda@10b08000/in-ports/port@0/endpoint         .  '/soc@0/tpda@10b08000/in-ports/port@1/endpoint         .  '/soc@0/tpda@10b08000/in-ports/port@2/endpoint         .  '/soc@0/tpda@10b08000/in-ports/port@3/endpoint         .  '/soc@0/tpda@10b08000/in-ports/port@4/endpoint         -  '/soc@0/tpda@10b08000/out-ports/port/endpoint          -  '/soc@0/tpdm@10b09000/out-ports/port/endpoint          -  (/soc@0/tpdm@10b0a000/out-ports/port/endpoint          -  (/soc@0/tpdm@10b0b000/out-ports/port/endpoint          -  (,/soc@0/tpdm@10b0c000/out-ports/port/endpoint          -  (;/soc@0/tpdm@10b0d000/out-ports/port/endpoint          -  (J/soc@0/tpdm@10b20000/out-ports/port/endpoint          ,  (Y/soc@0/tpda@10b23000/in-ports/port/endpoint       -  (i/soc@0/tpda@10b23000/out-ports/port/endpoint          .  (z/soc@0/funnel@10b24000/in-ports/port/endpoint         /  (/soc@0/funnel@10b24000/out-ports/port/endpoint        -  (/soc@0/tpdm@10c08000/out-ports/port/endpoint          0  (/soc@0/funnel@10c0b000/in-ports/port@4/endpoint       /  (/soc@0/funnel@10c0b000/out-ports/port/endpoint        -  (/soc@0/tpdm@10c28000/out-ports/port/endpoint          -  (/soc@0/tpdm@10c29000/out-ports/port/endpoint          .  (/soc@0/tpda@10c2b000/in-ports/port@4/endpoint         /  (/soc@0/tpda@10c2b000/in-ports/port@13/endpoint        /  )/soc@0/tpda@10c2b000/in-ports/port@14/endpoint        /  )/soc@0/tpda@10c2b000/in-ports/port@15/endpoint        /  )$/soc@0/tpda@10c2b000/in-ports/port@1a/endpoint        /  )4/soc@0/tpda@10c2b000/in-ports/port@1b/endpoint        -  )D/soc@0/tpda@10c2b000/out-ports/port/endpoint          0  )S/soc@0/funnel@10c2c000/in-ports/port@0/endpoint       0  )d/soc@0/funnel@10c2c000/in-ports/port@4/endpoint       0  )u/soc@0/funnel@10c2c000/in-ports/port@5/endpoint       /  )/soc@0/funnel@10c2c000/out-ports/port/endpoint        -  )/soc@0/tpdm@10c38000/out-ports/port/endpoint          -  )/soc@0/tpdm@10c39000/out-ports/port/endpoint          .  )/soc@0/tpda@10c3c000/in-ports/port@4/endpoint         .  )/soc@0/tpda@10c3c000/in-ports/port@f/endpoint         /  )/soc@0/tpda@10c3c000/in-ports/port@10/endpoint        /  )/soc@0/tpda@10c3c000/in-ports/port@11/endpoint        -  )/soc@0/tpda@10c3c000/out-ports/port/endpoint          .  */soc@0/funnel@10c3d000/in-ports/port/endpoint         /  */soc@0/funnel@10c3d000/out-ports/port/endpoint        -  *'/soc@0/tpdm@10cc1000/out-ports/port/endpoint          .  *7/soc@0/tpda@10cc4000/in-ports/port@2/endpoint         -  *F/soc@0/tpda@10cc4000/out-ports/port/endpoint          .  *U/soc@0/funnel@10cc5000/in-ports/port/endpoint         /  *f/soc@0/funnel@10cc5000/out-ports/port/endpoint        0  *w/soc@0/funnel@10d04000/in-ports/port@6/endpoint       /  */soc@0/funnel@10d04000/out-ports/port/endpoint        -  */soc@0/tpdm@10d08000/out-ports/port/endpoint          -  */soc@0/tpdm@10d09000/out-ports/port/endpoint          -  */soc@0/tpdm@10d0a000/out-ports/port/endpoint          -  */soc@0/tpdm@10d0b000/out-ports/port/endpoint          -  */soc@0/tpdm@10d0c000/out-ports/port/endpoint          -  */soc@0/tpdm@10d0d000/out-ports/port/endpoint          -  */soc@0/tpdm@10d0e000/out-ports/port/endpoint          -  + /soc@0/tpdm@10d0f000/out-ports/port/endpoint          .  +/soc@0/tpda@10d12000/in-ports/port@0/endpoint         .  +/soc@0/tpda@10d12000/in-ports/port@1/endpoint         .  ++/soc@0/tpda@10d12000/in-ports/port@2/endpoint         .  +9/soc@0/tpda@10d12000/in-ports/port@3/endpoint         .  +G/soc@0/tpda@10d12000/in-ports/port@4/endpoint         .  +U/soc@0/tpda@10d12000/in-ports/port@5/endpoint         .  +c/soc@0/tpda@10d12000/in-ports/port@6/endpoint         .  +q/soc@0/tpda@10d12000/in-ports/port@7/endpoint         -  +/soc@0/tpda@10d12000/out-ports/port/endpoint          .  +/soc@0/funnel@10d13000/in-ports/port/endpoint         /  +/soc@0/funnel@10d13000/out-ports/port/endpoint          +/soc@0/iommu@15000000           +/soc@0/iommu@15400000         %  +/soc@0/interrupt-controller@17000000          =  +/soc@0/interrupt-controller@17000000/msi-controller@17040000            +/soc@0/watchdog@17410000            +/soc@0/mailbox@17430000         +/soc@0/rsc@17500000         +/soc@0/rsc@17500000/bcm-voter         %  +/soc@0/rsc@17500000/clock-controller          %  ,/soc@0/rsc@17500000/power-controller          /  ,/soc@0/rsc@17500000/power-controller/opp-table        6  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-16         6  ,-/soc@0/rsc@17500000/power-controller/opp-table/opp-48         6  ,@/soc@0/rsc@17500000/power-controller/opp-table/opp-52         6  ,V/soc@0/rsc@17500000/power-controller/opp-table/opp-56         6  ,l/soc@0/rsc@17500000/power-controller/opp-table/opp-60         6  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-64         6  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-80         7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-128        7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-144        7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-192        7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-256        7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-320        7  ,/soc@0/rsc@17500000/power-controller/opp-table/opp-336        7  -/soc@0/rsc@17500000/power-controller/opp-table/opp-384        7  -"/soc@0/rsc@17500000/power-controller/opp-table/opp-416        &  -6/soc@0/rsc@17500000/regulators-0/bob1         &  -@/soc@0/rsc@17500000/regulators-0/bob2         &  -J/soc@0/rsc@17500000/regulators-0/ldo1         &  -W/soc@0/rsc@17500000/regulators-0/ldo2         &  -d/soc@0/rsc@17500000/regulators-0/ldo4         &  -q/soc@0/rsc@17500000/regulators-0/ldo6         &  -~/soc@0/rsc@17500000/regulators-0/ldo8         &  -/soc@0/rsc@17500000/regulators-0/ldo9         '  -/soc@0/rsc@17500000/regulators-0/ldo10        '  -/soc@0/rsc@17500000/regulators-0/ldo12        '  -/soc@0/rsc@17500000/regulators-0/ldo13        '  -/soc@0/rsc@17500000/regulators-0/ldo14        '  -/soc@0/rsc@17500000/regulators-0/ldo15        '  -/soc@0/rsc@17500000/regulators-0/ldo17        '  -/soc@0/rsc@17500000/regulators-1/smps4        &  -/soc@0/rsc@17500000/regulators-1/ldo1         &  ./soc@0/rsc@17500000/regulators-1/ldo2         &  ./soc@0/rsc@17500000/regulators-1/ldo3         &  . /soc@0/rsc@17500000/regulators-2/ldo1         &  .-/soc@0/rsc@17500000/regulators-2/ldo2         &  .:/soc@0/rsc@17500000/regulators-2/ldo3         &  .G/soc@0/rsc@17500000/regulators-3/ldo2         &  .T/soc@0/rsc@17500000/regulators-3/ldo3         '  .a/soc@0/rsc@17500000/regulators-4/smps1        '  .n/soc@0/rsc@17500000/regulators-6/smps1        '  .{/soc@0/rsc@17500000/regulators-6/smps2        &  ./soc@0/rsc@17500000/regulators-6/ldo1         &  ./soc@0/rsc@17500000/regulators-6/ldo2         &  ./soc@0/rsc@17500000/regulators-6/ldo3         '  ./soc@0/rsc@17500000/regulators-7/smps5        &  ./soc@0/rsc@17500000/regulators-7/ldo1         &  ./soc@0/rsc@17500000/regulators-7/ldo2         &  ./soc@0/rsc@17500000/regulators-7/ldo3           ./soc@0/sram@18b4e000          (  ./soc@0/sram@18b4e000/scp-sram-section@0       *  ./soc@0/sram@18b4e000/scp-sram-section@200           //soc@0/watchdog@1c840000            //soc@0/efuse@221c8000         (  //soc@0/efuse@221c8000/gpu-speed-bin@119         /'/soc@0/pmu@24091000/opp-table           /</soc@0/pmu@240b3400         /K/soc@0/pmu@240b5400         /Z/soc@0/pmu@240b5400/opp-table           /n/soc@0/remoteproc@32300000          /~/thermal-zones        1  //thermal-zones/gpuss-0-thermal/trips/trip-point0          1  //thermal-zones/gpuss-1-thermal/trips/trip-point0          1  //thermal-zones/gpuss-2-thermal/trips/trip-point0          1  //thermal-zones/gpuss-3-thermal/trips/trip-point0          1  //thermal-zones/gpuss-4-thermal/trips/trip-point0          1  //thermal-zones/gpuss-5-thermal/trips/trip-point0          1  //thermal-zones/gpuss-6-thermal/trips/trip-point0          1  //thermal-zones/gpuss-7-thermal/trips/trip-point0          !  //thermal-zones/pmc8380-6-thermal          .  0/pmic-glink/connector@0/ports/port@0/endpoint         .  0#/pmic-glink/connector@0/ports/port@1/endpoint         .  08/pmic-glink/connector@0/ports/port@2/endpoint         .  0R/pmic-glink/connector@1/ports/port@0/endpoint         .  0g/pmic-glink/connector@1/ports/port@1/endpoint         .  0|/pmic-glink/connector@1/ports/port@2/endpoint           0/regulator-edp-3p3          0/regulator-rtmr0-1p15           0/regulator-rtmr0-1p8            0/regulator-rtmr0-3p3            0/regulator-rtmr1-1p15           0/regulator-rtmr1-1p8            0/regulator-rtmr1-3p3            0/regulator-nvme         1	/regulator-vph-pwr          1/regulator-wcn-3p3          1/regulator-wcn-0p95         1,/regulator-wcn-1p9          19/wcn7850-pmu/regulators/ldo0            1J/wcn7850-pmu/regulators/ldo1            1\/wcn7850-pmu/regulators/ldo2            1n/wcn7850-pmu/regulators/ldo3            1/wcn7850-pmu/regulators/ldo4            1/wcn7850-pmu/regulators/ldo5            1/wcn7850-pmu/regulators/ldo6            1/wcn7850-pmu/regulators/ldo7            1/wcn7850-pmu/regulators/ldo8            1/wcn7850-pmu/regulators/ldo9             	interrupt-parent #address-cells #size-cells model compatible clock-frequency #clock-cells phandle clocks clock-mult clock-div device_type reg enable-method next-level-cache power-domains power-domain-names cache-level cache-unified cpu entry-method idle-state-name arm,psci-suspend-param entry-latency-us exit-latency-us min-residency-us remote-endpoint interconnects qcom,dload-mode mboxes mbox-names shmem #power-domain-cells #interconnect-cells qcom,bcm-voters interrupts domain-idle-states ranges no-map hwlocks size reusable linux,cma-default opp-hz required-opps interrupts-extended qcom,smem qcom,local-pid qcom,remote-pid qcom,entry-name #qcom,smem-state-cells interrupt-controller #interrupt-cells dma-ranges #reset-cells #mbox-cells dma-channels dma-channel-mask #dma-cells iommus status clock-names interconnect-names dmas dma-names pinctrl-0 pinctrl-names operating-points-v2 max-speed vddaon-supply vddwlcx-supply vddwlmx-supply vddrfacmn-supply vddrfa0p8-supply vddrfa1p2-supply vddrfa1p8-supply current-speed reset-gpios vdd-supply vdd33-supply vdd33-cap-supply vddar-supply vddat-supply vddio-supply retimer-switch orientation-switch interrupt-names #qcom,sensors #thermal-sensor-cells #phy-cells resets vdda12-supply phys reset-names mode-switch vdda-phy-supply vdda-pll-supply reg-names bus-range dma-coherent linux,pci-domain num-lanes interrupt-map-mask interrupt-map assigned-clocks assigned-clock-rates eq-presets-8gts eq-presets-16gts opp-peak-kBps opp-level clock-output-names msi-map vddpe-3v3-supply wake-gpios qcom,4ln-config-sel vddpcie0p9-supply vddpcie1p8-supply qcom,ee qcom,controlled-remotely num-channels qcom,num-ees #hwlock-cells qcom,gmu #cooling-cells nvmem-cells nvmem-cell-names memory-region firmware-name qcom,opp-acd-level opp-supported-hw qcom,qmp #iommu-cells #global-interrupts qcom,smem-states qcom,smem-state-names label qcom,glink-channels qcom,non-secure-domain qcom,domain qcom,intents #sound-dai-cells qcom,protection-domain sound-name-prefix qcom,din-ports qcom,dout-ports qcom,ports-sinterval qcom,ports-offset1 qcom,ports-offset2 qcom,ports-hstart qcom,ports-hstop qcom,ports-word-length qcom,ports-block-pack-mode qcom,ports-block-group-count qcom,ports-lane-control vdd-1p8-supply vdd-io-supply qcom,port-mapping qcom,ports-sinterval-low vdd-micb-supply qcom,dmic-sample-rate gpio-controller #gpio-cells gpio-ranges pins function drive-strength slew-rate bias-disable bias-bus-hold output-high input-enable qcom,dll-config qcom,ddr-config bus-width wakeup-source phy-names snps,dis_u2_susphy_quirk snps,dis_enblslpm_quirk snps,usb3_lpm_capable snps,dis-u1-entry-quirk snps,dis-u2-entry-quirk qcom,select-utmi-as-pipe-clk maximum-speed dr_mode assigned-clock-parents data-lanes link-frequencies enable-gpios power-supply qcom,pdc-ranges qcom,channel linux,code qcom,no-alarm qcom,uefi-rtc-info bits #pwm-cells power-source input-disable output-enable vdd18-supply vdd3-supply wakeup-parent gpio-reserved-ranges bias-pull-up qcom,cmb-element-bits qcom,cmb-msrs-num qcom,dsb-element-bits qcom,dsb-msrs-num #redistributor-regions redistributor-stride msi-controller #msi-cells qcom,tcs-offset qcom,drv-id qcom,tcs-config qcom,pmic-id vdd-bob1-supply vdd-bob2-supply vdd-l1-l4-l10-supply vdd-l2-l13-l14-supply vdd-l5-l16-supply vdd-l6-l7-supply vdd-l8-l9-supply vdd-l12-supply vdd-l15-supply vdd-l17-supply regulator-name regulator-min-microvolt regulator-max-microvolt regulator-initial-mode vdd-l1-supply vdd-l2-supply vdd-l3-supply vdd-s4-supply vdd-s1-supply vdd-s2-supply vdd-s5-supply frame-number thermal-sensors temperature hysteresis polling-delay-passive trip cooling-device serial0 serial1 linux,input-type wakeup-event-action orientation-gpios power-role data-role gpio enable-active-high regulator-boot-on regulator-always-on vin-supply audio-routing link-name sound-dai vdddig-supply wlan-enable-gpios bt-enable-gpios xo_board sleep_clk bi_tcxo_div2 bi_tcxo_ao_div2 cpu0 l2_0 cpu1 cpu2 cpu3 cpu4 l2_1 cpu5 cpu6 cpu7 cpu8 l2_2 cpu9 cpu10 cpu11 cpu_map_cluster2 cluster_c4 cluster_cl4 cluster_cl5 eud_in scm scmi_dvfs clk_virt mc_virt cpu_pd0 cpu_pd1 cpu_pd2 cpu_pd3 cpu_pd4 cpu_pd5 cpu_pd6 cpu_pd7 cpu_pd8 cpu_pd9 cpu_pd10 cpu_pd11 cluster_pd0 cluster_pd1 cluster_pd2 system_pd gunyah_hyp_mem hyp_elf_package_mem ncc_mem cpucp_log_mem cpucp_mem tags_mem xbl_dtlog_mem xbl_ramdump_mem aop_image_mem aop_cmd_db_mem aop_config_mem tme_crash_dump_mem tme_log_mem uefi_log_mem secdata_apss_mem pdp_ns_shared_mem gpu_prr_mem tpm_control_mem usb_ucsi_shared_mem pld_pep_mem pld_gmu_mem pld_pdp_mem tz_stat_mem xbl_tmp_buffer_mem adsp_rpc_remote_heap_mem spu_secure_shared_memory_mem adsp_boot_dtb_mem spss_region_mem adsp_boot_mem video_mem adspslpi_mem q6_adsp_dtb_mem cdsp_mem q6_cdsp_dtb_mem gpu_microcode_mem cvp_mem camera_mem av1_encoder_mem wpss_mem q6_wpss_dtb_mem xbl_sc_mem qtee_mem ta_mem tags_mem1 llcc_lpi_mem smem_mem qup_opp_table_100mhz qup_opp_table_120mhz smp2p_adsp_out smp2p_adsp_in smp2p_cdsp_out smp2p_cdsp_in soc gcc ipcc gpi_dma2 qupv3_2 i2c16 spi16 i2c17 spi17 i2c18 spi18 i2c19 spi19 i2c20 spi20 i2c21 spi21 uart21 i2c22 spi22 i2c23 spi23 gpi_dma1 qupv3_1 i2c8 spi8 i2c9 spi9 i2c10 spi10 i2c11 spi11 i2c12 spi12 i2c13 spi13 i2c14 spi14 uart14 i2c15 spi15 gpi_dma0 qupv3_0 i2c0 spi0 i2c1 spi1 i2c2 uart2 spi2 i2c3 retimer_ss0_ss_out retimer_ss0_ss_in retimer_ss0_con_sbu_out spi3 i2c4 spi4 i2c5 spi5 i2c6 spi6 i2c7 retimer_ss1_ss_out retimer_ss1_ss_in retimer_ss1_con_sbu_out spi7 tsens0 tsens1 tsens2 tsens3 usb_1_ss0_hsphy usb_1_ss0_qmpphy usb_1_ss0_qmpphy_out usb_1_ss0_qmpphy_usb_ss_in usb_1_ss0_qmpphy_dp_in usb_1_ss1_hsphy usb_1_ss1_qmpphy usb_1_ss1_qmpphy_out usb_1_ss1_qmpphy_usb_ss_in usb_1_ss1_qmpphy_dp_in usb_1_ss2_hsphy usb_1_ss2_qmpphy usb_1_ss2_qmpphy_out usb_1_ss2_qmpphy_usb_ss_in usb_1_ss2_qmpphy_dp_in rng cnoc_main config_noc system_noc pcie_south_anoc pcie_center_anoc aggre1_noc aggre2_noc pcie_north_anoc usb_center_anoc usb_north_anoc usb_south_anoc mmss_noc pcie3 pcie3_opp_table pcie3_port0 pcie3_phy pcie6a pcie6a_port0 pcie6a_phy pcie5 pcie5_port0 pcie5_phy pcie4 pcie4_port0 pcie4_phy cryptobam crypto tcsr_mutex tcsr gpu gpu_zap_shader gpu_opp_table gmu_opp_table gpucc adreno_smmu gem_noc nsp_noc remoteproc_adsp q6apm q6apmbedai q6apmdai q6prm q6prmcc lpass_wsa2macro swr3 lpass_rxmacro swr1 lpass_txmacro lpass_wsamacro swr0 left_spkr right_spkr lpass_audiocc swr2 lpass_vamacro lpass_tlmm tx_swr_active rx_swr_active dmic01_default dmic23_default wsa_swr_active wsa2_swr_active spkr_01_sd_n_active lpasscc lpass_ag_noc lpass_lpiaon_noc lpass_lpicx_noc sdhc_2 sdhc2_opp_table sdhc_4 sdhc4_opp_table usb_2_hsphy usb_mp_hsphy0 usb_mp_hsphy1 usb_mp_qmpphy0 usb_mp_qmpphy1 usb_1_ss2 usb_1_ss2_dwc3 usb_1_ss2_dwc3_hs usb_1_ss2_dwc3_ss usb_2 usb_2_dwc3 usb_2_dwc3_hs usb_mp usb_mp_dwc3 usb_1_ss0 usb_1_ss0_dwc3 usb_1_ss0_dwc3_hs usb_1_ss0_dwc3_ss usb_1_ss1 usb_1_ss1_dwc3 usb_1_ss1_dwc3_hs usb_1_ss1_dwc3_ss iris iris_opp_table videocc mdss mdss_mdp mdss_intf0_out mdss_intf4_out mdss_intf5_out mdss_intf6_out mdp_opp_table mdss_dp0 mdss_dp0_in mdss_dp0_out mdss_dp0_opp_table mdss_dp1 mdss_dp1_in mdss_dp1_out mdss_dp1_opp_table mdss_dp2 mdss_dp2_in mdss_dp2_out mdss_dp2_opp_table mdss_dp3 mdss_dp3_in mdss_dp3_out mdss_dp3_opp_table panel edp_panel_in mdss_dp2_phy mdss_dp3_phy dispcc pdc aoss_qmp spmi spmi_bus0 pmk8550 pmk8550_pon pon_pwrkey pon_resin pmk8550_rtc pmk8550_sdam_2 reboot_reason pmk8550_sdam_15 charge_limit_en charge_limit_end charge_limit_delta pmk8550_gpios pmk8550_pwm pm8550 pm8550_temp_alarm pm8550_gpios rtmr0_default rtmr0_3p3_reg_en pm8550_flash pm8550_pwm pm8550ve_2 pm8550ve_2_temp_alarm pm8550ve_2_gpios pmc8380_3 pmc8380_3_temp_alarm pmc8380_3_gpios edp_bl_en pmc8380_4 pmc8380_4_temp_alarm pmc8380_4_gpios pmc8380_5 pmc8380_5_temp_alarm pmc8380_5_gpios rtmr0_1p15_reg_en pmc8380_6 pmc8380_6_temp_alarm pmc8380_6_gpios pm8550ve_8 pm8550ve_8_temp_alarm pm8550ve_8_gpios pm8550ve_9 pm8550ve_9_temp_alarm pm8550ve_9_gpios rtmr0_1p8_reg_en pm8010 pm8010_temp_alarm spmi_bus1 smb2360_0 smb2360_0_eusb2_repeater smb2360_1 smb2360_1_eusb2_repeater smb2360_2 smb2360_2_eusb2_repeater smb2360_3 smb2360_3_eusb2_repeater edp0_hpd_default qup_i2c0_data_clk qup_i2c1_data_clk qup_i2c2_data_clk qup_i2c3_data_clk qup_i2c4_data_clk qup_i2c5_data_clk qup_i2c6_data_clk qup_i2c7_data_clk qup_i2c8_data_clk qup_i2c9_data_clk qup_i2c10_data_clk qup_i2c11_data_clk qup_i2c12_data_clk qup_i2c13_data_clk qup_i2c14_data_clk qup_i2c15_data_clk qup_i2c16_data_clk qup_i2c17_data_clk qup_i2c18_data_clk qup_i2c19_data_clk qup_i2c20_data_clk qup_i2c21_data_clk qup_i2c22_data_clk qup_i2c23_data_clk qup_spi0_cs qup_spi0_data_clk qup_spi1_cs qup_spi1_data_clk qup_spi2_cs qup_spi2_data_clk qup_spi3_cs qup_spi3_data_clk qup_spi4_cs qup_spi4_data_clk qup_spi5_cs qup_spi5_data_clk qup_spi6_cs qup_spi6_data_clk qup_spi7_cs qup_spi7_data_clk qup_spi8_cs qup_spi8_data_clk qup_spi9_cs qup_spi9_data_clk qup_spi10_cs qup_spi10_data_clk qup_spi11_cs qup_spi11_data_clk qup_spi12_cs qup_spi12_data_clk qup_spi13_cs qup_spi13_data_clk qup_spi14_cs qup_spi14_data_clk qup_spi15_cs qup_spi15_data_clk qup_spi16_cs qup_spi16_data_clk qup_spi17_cs qup_spi17_data_clk qup_spi18_cs qup_spi18_data_clk qup_spi19_cs qup_spi19_data_clk qup_spi20_cs qup_spi20_data_clk qup_spi21_cs qup_spi21_data_clk qup_spi22_cs qup_spi22_data_clk qup_spi23_cs qup_spi23_data_clk qup_uart2_default qup_uart14_default qup_uart21_default sdc2_default sdc2_sleep hall_int_n_default nvme_reg_en edp_reg_en ssam_state wcn_wlan_bt_en pcie4_default pcie6a_default rtmr1_1p8_reg_en rtmr1_3p3_reg_en rtmr1_1p15_reg_en wcn_sw_en cam_indicator_en stm_out dcc_tpdm_out qdss_tpda_in0 qdss_tpda_in1 qdss_tpda_out qdss_tpdm_out funnel0_in6 funnel0_in7 funnel0_out funnel1_in2 funnel1_in5 funnel1_in6 funnel1_out qdss_funnel_in0 qdss_funnel_in1 qdss_funnel_out mxa_tpdm_out gcc_tpdm_out prng_tpdm_out lpass_cx_tpdm_out lpass_cx_funnel_in0 lpass_cx_funnel_out qm_tpdm_out dlst_tpdm0_out dlst_tpdm1_out dlst_tpda_in8 dlst_tpda_in9 dlst_tpda_out dlst_funnel_in0 dlst_funnel_out aoss_funnel_in3 aoss_funnel_in6 aoss_funnel_in7 aoss_funnel_out etf0 etf0_in etf0_out swao_rep_in swao_rep_out1 aoss_tpda_in0 aoss_tpda_in1 aoss_tpda_in2 aoss_tpda_in3 aoss_tpda_in4 aoss_tpda_out aoss_tpdm0_out aoss_tpdm1_out aoss_tpdm2_out aoss_tpdm3_out aoss_tpdm4_out lpicc_tpdm_out ddr_lpi_tpda_in ddr_lpi_tpda_out ddr_lpi_funnel_in0 ddr_lpi_funnel_out mm_tpdm_out mm_funnel_in4 mm_funnel_out dlct1_tpdm_out ipcc_tpdm_out dlct1_tpda_in4 dlct1_tpda_in19 dlct1_tpda_in20 dlct1_tpda_in21 dlct1_tpda_in26 dlct1_tpda_in27 dlct1_tpda_out dlct1_funnel_in0 dlct1_funnel_in4 dlct1_funnel_in5 dlct1_funnel_out dlct2_tpdm0_out dlct2_tpdm1_out dlct2_tpda_in4 dlct2_tpda_in15 dlct2_tpda_in16 dlct2_tpda_in17 dlct2_tpda_out dlct2_funnel_in0 dlct2_funnel_out tmess_tpdm1_out tmess_tpda_in2 tmess_tpda_out tmess_funnel_in0 tmess_funnel_out ddr_funnel0_in6 ddr_funnel0_out llcc0_tpdm_out llcc1_tpdm_out llcc2_tpdm_out llcc3_tpdm_out llcc4_tpdm_out llcc5_tpdm_out llcc6_tpdm_out llcc7_tpdm_out llcc_tpda_in0 llcc_tpda_in1 llcc_tpda_in2 llcc_tpda_in3 llcc_tpda_in4 llcc_tpda_in5 llcc_tpda_in6 llcc_tpda_in7 llcc_tpda_out ddr_funnel1_in0 ddr_funnel1_out apps_smmu pcie_smmu intc gic_its apss_watchdog cpucp_mbox apps_rsc apps_bcm_voter rpmhcc rpmhpd rpmhpd_opp_table rpmhpd_opp_ret rpmhpd_opp_min_svs rpmhpd_opp_low_svs_d2 rpmhpd_opp_low_svs_d1 rpmhpd_opp_low_svs_d0 rpmhpd_opp_low_svs rpmhpd_opp_low_svs_l1 rpmhpd_opp_svs rpmhpd_opp_svs_l0 rpmhpd_opp_svs_l1 rpmhpd_opp_nom rpmhpd_opp_nom_l1 rpmhpd_opp_nom_l2 rpmhpd_opp_turbo rpmhpd_opp_turbo_l1 vreg_bob1 vreg_bob2 vreg_l1b_1p8 vreg_l2b_3p0 vreg_l4b_1p8 vreg_l6b_1p8 vreg_l8b_3p0 vreg_l9b_2p9 vreg_l10b_1p8 vreg_l12b_1p2 vreg_l13b_3p0 vreg_l14b_3p0 vreg_l15b_1p8 vreg_l17b_2p5 vreg_s4c_1p8 vreg_l1c_1p2 vreg_l2c_0p8 vreg_l3c_0p8 vreg_l1d_0p8 vreg_l2d_0p9 vreg_l3d_1p8 vreg_l2e_0p8 vreg_l3e_1p2 vreg_s1f_0p7 vreg_s1i_0p9 vreg_s2i_1p0 vreg_l1i_1p8 vreg_l2i_1p2 vreg_l3i_0p8 vreg_s5j_1p2 vreg_l1j_0p8 vreg_l2j_1p2 vreg_l3j_0p8 sram cpu_scp_lpri0 cpu_scp_lpri1 sbsa_watchdog qfprom gpu_speed_bin llcc_bwmon_opp_table bwmon_cluster0 bwmon_cluster2 cpu_bwmon_opp_table remoteproc_cdsp thermal_zones gpuss0_alert0 gpuss1_alert0 gpuss2_alert0 gpuss3_alert0 gpuss4_alert0 gpuss5_alert0 gpuss6_alert0 gpuss7_alert0 pmc8380_6_thermal pmic_glink_ss0_hs_in pmic_glink_ss0_ss_in pmic_glink_ss0_con_sbu_in pmic_glink_ss1_hs_in pmic_glink_ss1_ss_in pmic_glink_ss1_con_sbu_in vreg_edp_3p3 vreg_rtmr0_1p15 vreg_rtmr0_1p8 vreg_rtmr0_3p3 vreg_rtmr1_1p15 vreg_rtmr1_1p8 vreg_rtmr1_3p3 vreg_nvme vph_pwr vreg_wcn_3p3 vreg_wcn_0p95 vreg_wcn_1p9 vreg_pmu_rfa_cmn vreg_pmu_aon_0p59 vreg_pmu_wlcx_0p8 vreg_pmu_wlmx_0p85 vreg_pmu_btcmx_0p85 vreg_pmu_rfa_0p8 vreg_pmu_rfa_1p2 vreg_pmu_rfa_1p8 vreg_pmu_pcie_0p9 vreg_pmu_pcie_1p8 iommu-map 